Z16C30 Datasheet, PDF (9/86 Pages) Zilog, Inc. – CMOS USC Universal Controller

ZiLOG
#$51.76' /#:+/7/ 4#6+0)5
5[ODQN &GUETKRVKQP
/KP /CZ 7PKVU
8₇₇
6_STA
6₅
5WRRN[ 8QNVCIG    8
5VQTCIG 6GOR
u u %
1RGT #ODKGPV
%
6GOR
2QYGT &KUUKRCVKQP
 9
0QVGU
8QNVCIG QP CNN RKPU YKVJ TGURGEV VQ )0&
5GG 1TFGTKPI +PHQTOCVKQP
<%
%/15 75% 7PKXGTUCN 5GTKCN %QPVTQNNGT
Stresses greater than those listed under Absolute Maximum
Ratings may cause permanent damage to the device. This
is a stress rating only; operation of the device at any con-
dition above those indicated in the operational sections of
these specifications is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
56#0&#4& 6'56 %10&+6+105
The DC Characteristics and Capacitance section below ap-
ply for the following standard test conditions, unless oth-
erwise noted. All voltages are referenced to GND. Positive
current flows into the referenced pin (Figure 5). Standard
conditions are as follows:
• +4.5 V < V_CC < +5.5 V
• GND = 0 V
• T_A as specified in Ordering Information
From Pin
C_L
50 pF
I_OL
V_OL max +V_OH min
2
I_OH
(KIWTG  6GUV .QCF &KCITCO
&55%%