Z16C30 Datasheet, PDF (6/86 Pages) Zilog, Inc. – CMOS USC Universal Controller

<%
%/15 75% 7PKXGTUCN 5GTKCN %QPVTQNNGT
ZiLOG
0%
0%
0%
0%
6:#%-$
2+6#%-
49
94
4&
&5
#5
8_%%
8_%%
8_%%
4'5'6
%5
&%
#$
5+6#%-
9#+64&;
6:#%-#
0%
0%
0%
0%

76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
%%
%%



2KP 83(2



%%



50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26

0%
0%
0%
0%
6:4'3$
4:%$
4:&$
&%&$
6:%$
6:&$
%65$
)0&
)0&
)0&
%65#
6:&#
6:%#
&%&#
4:&#
4:%#
6:4'3#
0%
0%
0%
0%
%%
(KIWTG  2KP 83(2 2KP #UUKIPOGPVU
The Z16C30 contains 13 pins per channel for channel I/O,
16 pins for address and data, 12 pins for CPU handshake
and 14 pins for power and ground.
Three separate bus interface types are available for the de-
vice. The Bus Configuration Register (BCR) and external
connections to the AD bus control selection of the bus type.
A 16-bit bus is selected by setting BCR bit 2 to a 1. The 8-
bit bus is selected by setting BCR bit 2 to 0 and tying
AD15–AD8 to V_SS.
The 8-bit bus with separate address is selected by setting
BCR bit 2 to 0 and, during the BCR write, forcing AD15
to a 1 and forcing AD14–AD8 to 0.
The multiplexed bus is selected for the USC if there is an
Address Strobe prior to or during the transaction which
writes the BCR. If no Address Strobe is present prior to or
during the transaction which writes the BCR, a nonmulti-
plexed bus is selected (see Figure 29).

&55%%