W9864G6DB Datasheet, PDF (40/48 Pages) Winbond – 1M x 4 BANKS x 16 BITS SDRAM

Operating Timing Example, continued
Timing Chart of Read to Write Cycle
W9864G6DB
In the case of Burst Length = 4
0 ^{1 2 3 4 5 6 7 8 9 10 11}
(1) CAS Latency=2
( a ) Command
Read Write
DQM
DQ
D0 D1 D2 D3
( b ) Command
DQM
DQ
(2) CAS Latency=3
( a ) Command
DQM
DQ
( b ) Command
DQM
DQ
Read
Write
D0 D1 D2 D3
Read Write
D0 D1 D2 D3
Read
Write
D0 D1 D2 D3
Note: The Output data must be masked by DQM to avoid I/O conflict.
- 40 -