W9864G6DB Datasheet, PDF (29/48 Pages) Winbond – 1M x 4 BANKS x 16 BITS SDRAM

W9864G6DB
Operating Timing Example, continued
Interleaved Bank Write (Burst Length = 8, Auto Precharge)
CLK
(CLK = 100 MHz)
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
CS
RAS
CAS
tRC
tRAS
tRP
tRAS
WE
BS0
BS1
A10
tRCD
RAa
A0-A9 ^RAa
DQM
CKE
DQ
CAx
ax0 ax1
tRRD
Bank #0 Active
Bank #1
Bank #2
Idle
Bank #3
Write
RBb
tRCD
RBb
CBy
RAb
tRCD
RAc
CAz
ax4 ax5 ax6 ax7 by0 by1 by2 by3
tRRD
Active
AP*
Write
* AP is the internal precharge start timing
by4 by5 by6 by7 CZ0 CZ1
CZ2
Active
Write
AP*
- 29 -
Publication Release Date: January 27, 2003
Revision A1