W981208BH Datasheet, PDF (38/41 Pages) Winbond – 4M x 4 BANKS x 8 BIT SDRAM

Operating Timing Example, continued
CKE/DQM Input Timing (Read Cycle)
W981208BH
CLK cycle No.
1
CLK
External
Internal
CKE
DQM
DQ
Q1
2
Q2
CLK cycle No.
1
CLK
External
Internal
CKE
DQM
DQ
Q1
2
Q2
CLK cycle No.
CLK
External
Internal
CKE
DQM
DQ
1
Q1
2
Q2
3
4
5
6
7
Q3
Q4
(1)
3
4
Open
Q6
Open
5
6
7
Q3
Q4
(2)
3
4
5
Q6
Open
6
7
Q3
Q4
Q5
Q6
(3)
- 38 -