W981208BH Datasheet, PDF (37/41 Pages) Winbond – 4M x 4 BANKS x 8 BIT SDRAM

Operating Timing Example, continued
CKE/DQM Input Timing (Write Cycle)
W981208BH
CLK cycle No.
CLK
External
Internal
CKE
DQM
DQ
1
D1
2
D2
CLK cycle No.
CLK
External
Internal
CKE
DQM
DQ
1
D1
2
D2
CLK cycle No.
CLK
External
Internal
CKE
DQM
DQ
1
D1
2
D2
3
4
5
6
7
D3
DQM MASK
(1)
D5
CKE MASK
D6
3
4
5
6
7
D3
DQM MASK
(2)
CKE MASK
D5
D6
3
4
5
6
7
D3
CKE MASK
(3)
D4
D5
D6
- 37 -
Publication Release Date: October 2000
Revision A1