DS90CR483A_15 Datasheet, PDF (9/27 Pages) Texas Instruments – 48-Bit LVDS Channel Link SER/DES - 33 - 112 MHz

www.ti.com
DS90CR483A, DS90CR484A
SNLS291A – APRIL 2008 – REVISED APRIL 2013
Figure 10. DS90CR484A (Receiver) Phase Lock Loop Set Time
Figure 11. DS90CR483A (Transmitter) Power Down Delay
Figure 12. DS90CR484A (Receiver) Power Down Delay
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: DS90CR483A DS90CR484A