 English |
|
|
|
|
|
|
|
| DS90CR483A_15 Datasheet, PDF (11/27 Pages) Texas Instruments – 48-Bit LVDS Channel Link SER/DES - 33 - 112 MHz | |||
| |||
| ◁ |
www.ti.com
LVDS Interface
DS90CR483A, DS90CR484A
SNLS291A â APRIL 2008 â REVISED APRIL 2013
Figure 15. 48 Parallel TTL Data Bits Mapped to LVDS Outputs with DC Balance Enabled
Optional features supported: Pre-emphasis, and Deskew
Figure 16. 48 Parallel TTL Data Bits Mapped to LVDS Outputs with DC Balance Disabled
Optional feature supported: Pre-emphasis
Copyright © 2008â2013, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: DS90CR483A DS90CR484A
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese