MSP430FR573 Datasheet, PDF (88/109 Pages) Texas Instruments – MIXED SIGNAL MICROCONTROLLER

MSP430FR573x
MSP430FR572x
SLAS639D – JULY 2011 – REVISED AUGUST 2012
To XT1 XOUT
PJSEL0.4
XT1BYPASS
PJREN.5
PJDIR.5
00
01
10
11
PJOUT.5
DVSS
DVSS
DVSS
PJSEL0.5
PJSEL1.5
PJIN.5
To modules
00
01
10
11
EN
D
Direction
0: Input
1: Output
Pad Logic
www.ti.com
DVSS
0
DVCC
1
1
Bus
Keeper
PJ.5/XOUT
PIN NAME (P7.x)
PJ.4/XIN
PJ.5/XOUT
Table 56. Port PJ (PJ.4 and PJ.5) Pin Functions
CONTROL BITS/SIGNALS ⁽¹⁾
x
FUNCTION
PJDIR.x
PJSEL1.5 PJSEL0.5 PJSEL1.4 PJSEL0.4
XT1
BYPASS
4 PJ.4 (I/O)
I: 0; O: 1
X
X
0
0
X
XIN crystal mode ⁽²⁾
X
X
X
0
1
0
XIN bypass mode ⁽²⁾
X
X
X
0
1
1
5 PJ.5 (I/O)
I: 0; O: 1
0
0
0
0
X
XOUT crystal mode
(3)
X
X
X
0
1
0
PJ.5 (I/O) ⁽⁴⁾
I: 0; O: 1
X
X
0
1
1
(1) X = Don't care
(2) Setting PJSEL1.4 = 0 and PJSEL0.4 = 1 causes the general-purpose I/O to be disabled. When XT1BYPASS = 0, PJ.4 and PJ.5 are
configured for crystal operation and PJSEL1.5 and PJSEL0.5 are do not care. When XT1BYPASS = 1, PJ.4 is configured for bypass
operation and PJ.5 is configured as general-purpose I/O.
(3) Setting PJSEL1.4 = 0 and PJSEL0.4 = 1 causes the general-purpose I/O to be disabled. When XT1BYPASS = 0, PJ.4 and PJ.5 are
configured for crystal operation and PJSEL1.5 and PJSEL0.5 are do not care. When XT1BYPASS = 1, PJ.4 is configured for bypass
operation and PJ.5 is configured as general-purpose I/O.
(4) When PJ.4 is configured in bypass mode, PJ.5 is configured as general-purpose I/O.
88
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated