MSP430FR573 Datasheet, PDF (31/109 Pages) Texas Instruments – MIXED SIGNAL MICROCONTROLLER

MSP430FR573x
MSP430FR572x
www.ti.com
SLAS639D – JULY 2011 – REVISED AUGUST 2012
TB0, TB1, TB2
TB0, TB1, and TB2 are 16-bit timers/counters (Timer_B type) with three capture/compare registers each. Each
can support multiple capture/compares, PWM outputs, and interval timing. Each has extensive interrupt
capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the
capture/compare registers.
RHA
21-P2.0
INPUT PIN NUMBER
RGE, YFF
DA
13-P2.0,
E5‑P2.0
23-P2.0
PW
19-P2.0
21-P2.0
22-P2.1
17-P2.5
13-P2.0,
E5‑P2.0
14-P2.1,
D3‑P2.1
N/A
23-P2.0
24-P2.1
19-P2.5
19-P2.0
20-P2.1
15-P2.5
9-P1.4
5-P1.4,
B4‑P1.4
13-P1.4
9-P1.4
10-P1.5
6‑P1.5, A5-
P1.5
14-P1.5
19-P1.5
(1) Only on devices with ADC
Table 14. TB0 Signal Connections
DEVICE
INPUT
SIGNAL
MODULE
INPUT
SIGNAL
MODULE
BLOCK
MODULE
OUTPUT
SIGNAL
DEVICE
OUTPUT
SIGNAL
RHA
OUTPUT PIN NUMBER
RGE, YFF
DA
PW
TB0CLK
TBCLK
ACLK
(internal)
ACLK
Timer
N/A
N/A
SMCLK
(internal)
SMCLK
TB0CLK
TBCLK
TB0.0
CCI0A
22-P2.1
14-P2.1,
D3‑P2.1
24-P2.1
20-P2.1
TB0.0
CCI0B
17-P2.5
N/A
19-P2.5
15-P2.5
CCR0
TB0
TB0.0
ADC10
ADC10
ADC10
ADC10
DV_SS
GND
(internal) ⁽¹⁾ (internal) ⁽¹⁾ (internal) ⁽¹⁾ (internal) ⁽¹⁾
ADC10SHSx ADC10SHSx ADC10SHSx ADC10SHSx
= {2}
= {2}
= {2}
= {2}
DV_CC
TB0.1
V_CC
CCI1A
9-P1.4
5-P1.4,
B4‑P1.4
13-P1.4
9-P1.4
ADC10
ADC10
ADC10
ADC10
CDOUT
(internal)
CCI1B
CCR1
TB1
TB0.1
(internal) ⁽¹⁾ (internal) ⁽¹⁾ (internal) ⁽¹⁾ (internal) ⁽¹⁾
ADC10SHSx ADC10SHSx ADC10SHSx ADC10SHSx
= {3}
= {3}
= {3}
= {3}
DV_SS
DV_CC
TB0.2
GND
V_CC
CCI2A
10-P1.5
6-P1.5,
A5‑P1.5
14-P1.5
19-P1.5
ACLK
(internal)
CCI2B
CCR2
TB2
TB0.2
DV_SS
DV_CC
GND
V_CC
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
31