MSP430FR573 Datasheet, PDF (16/109 Pages) Texas Instruments – MIXED SIGNAL MICROCONTROLLER

MSP430FR573x
MSP430FR572x
SLAS639D – JULY 2011 – REVISED AUGUST 2012
www.ti.com
Table 4. Terminal Functions (continued)
NAME
TERMINAL
NO.
I/O ⁽¹⁾
RHA RGE DA PW YFF
DESCRIPTION
P2.5/TB0.0/UCA1TXD/
UCA1SIMO
17 N/A 19
General-purpose digital I/O with port interrupt and wake up from
LPMx.5
15 N/A I/O _{TB0 CCR0 capture: CCI0A input, compare: Out0}
Transmit data – eUSCI_A1 UART mode, Slave in, master out –
eUSCI_A1 SPI mode (not available on devices without UCSI_A1)
P2.6/TB1.0/UCA1RXD/
UCA1SOMI
18 N/A 20
General-purpose digital I/O with port interrupt and wake up from
LPMx.5
16 N/A I/O ^{TB1 CCR0 capture: CCI0A input, compare: Out0 (not available on}
devices without TB1)
Receive data – eUSCI_A1 UART mode, Slave out, master in –
eUSCI_A1 SPI mode (not available on devices without UCSI_A1)
TEST/SBWTCK ^{(3) (4)}
19 11 21 17 D5
I ^{Test mode pin – enable JTAG pins}
Spy-Bi-Wire input clock
RST/NMI/SBWTDIO ^{(3) (4)}
Reset input active low
20 12 22 18 D4 I/O _{Non-maskable interrupt input}
Spy-Bi-Wire data input/output
General-purpose digital I/O with port interrupt and wake up from
LPMx.5
TB2 CCR0 capture: CCI0A input, compare: Out0 (not available on
P2.0/TB2.0/UCA0TXD/
UCA0SIMO/TB0CLK/ACLK ⁽⁴⁾
21
13
23
19
E5
devices without TB2)
I/O
Transmit data – eUSCI_A0 UART mode, Slave in, master out –
eUSCI_A0 SPI mode
TB0 clock input
ACLK output
P2.1/TB2.1/UCA0RXD/
UCA0SOMI/TB0.0 ⁽⁵⁾
General-purpose digital I/O with port interrupt and wake up from
LPMx.5
TB2 CCR1 capture: CCI1A input, compare: Out1 (not available on
22 14 24 20 D3 I/O devices without TB2)
Receive data – eUSCI_A0 UART mode, Slave out, master in –
eUSCI_A0 SPI mode
TB0 CCR0 capture: CCI0A input, compare: Out0
General-purpose digital I/O with port interrupt and wake up from
LPMx.5
TB2 CCR2 capture: CCI2A input, compare: Out2 (not available on
P2.2/TB2.2/UCB0CLK/ TB1.0 23
15
25
21
E4
I/O ^{devices without TB2)}
Clock signal input – eUSCI_B0 SPI slave mode, Clock signal
output – eUSCI_B0 SPI master mode
TB1 CCR0 capture: CCI0A input, compare: Out0 (not available on
devices without TB1)
General-purpose digital I/O with port interrupt and wake up from
LPMx.5 (not available on package options PW, RGE)
TB1 CCR1 capture: CCI1B input, compare: Out1 (not available on
P3.4/TB1.1/TB2CLK/ SMCLK 24 N/A 26 N/A N/A I/O devices without TB1)
TB2 clock input (not available on devices without TB2 or package
options PW, RGE)
SMCLK output (not available on package options PW, RGE)
(4) See Bootstrap Loader (BSL) and JTAG Operation for use with BSL and JTAG functions.
(5) See Bootstrap Loader (BSL) and JTAG Operation for use with BSL and JTAG functions.
16
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated