MSP430FR5989-EP Datasheet, PDF (65/154 Pages) Texas Instruments – Mixed-Signal Microcontroller

www.ti.com
MSP430FR5989-EP
SLASEC9 – APRIL 2017
Table 5-8. Spy-Bi-Wire Pin Requirements and Functions
DEVICE SIGNAL
TEST/SBWTCK
RST/NMI/SBWTDIO
VCC
VSS
DIRECTION
IN
IN, OUT
FUNCTION
Spy-Bi-Wire clock input
Spy-Bi-Wire data input/output
Power supply
Ground supply
5.7 FRAM
The FRAM can be programmed through the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in system by the
CPU. Features of the FRAM include:
• Ultra-low-power ultra-fast-write nonvolatile memory
• Byte and word access capability
• Programmable wait state generation
• Error correction coding (ECC)
Wait States
NOTE
For MCLK frequencies > 8 MHz, wait states must be configured following the flow described
in the "FRAM Controller (FRCTRL)" chapter, section "Wait State Control" of the
MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, MSP430FR69xx Family User's Guide.
For important software design information regarding FRAM including but not limited to partitioning the
memory layout according to application-specific code, constant, and data space requirements, the use of
FRAM to optimize application energy consumption, and the use of the memory protection unit (MPU) to
maximize application robustness by protecting the program code against unintended write accesses, see
MSP430™ FRAM Technology – How To and Best Practices.
5.8 RAM
The RAM is made up of one sector. The sector can be completely powered down in LPM3 and LPM4 to
save leakage; however, all data is lost during shutdown.
5.9 Tiny RAM
The Tiny RAM can be used to hold data or a very small stack if the complete RAM is powered down in
LPM3 and LPM4.
5.10 Memory Protection Unit Including IP Encapsulation
The FRAM can be protected from inadvertent CPU execution, read or write access by the MPU. Features
of the MPU include:
• IP Encapsulation with programmable boundaries (prevents reads from "outside" like JTAG or non-IP
software) in steps of 1KB.
• Main memory partitioning programmable up to three segments in steps of 1KB.
• The access rights of each segment (main and information memory) can be individually selected.
• Access violation flags with interrupt capability for easy servicing of access violations.
Copyright © 2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR5989-EP
Detailed Description
65