English
Language : 

DS90UB948-Q1_16 Datasheet, PDF (38/88 Pages) Texas Instruments – FPD-Link III to OpenLDI Deserializer
DS90UB948-Q1
SNLS477A – OCTOBER 2014 – REVISED JANUARY 2016
Device Functional Modes (continued)
1-lane FPD-Link III Input, Single Link OpenLDI Output
875 Mbps t 3.36 Gbps
RIN0
Disabled
RIN1
948
D0
D1
D2
CLK1
D3
25 t 96 MHz
D4
D5
D6
Hi-Z
CLK2
D7
www.ti.com
2-lane FPD-Link III Input, Dual Link OpenLDI Output
875 Mbps t 2.975 Gbps
RIN0
875 Mbps t 2.975 Gbps
RIN1
948
D0
D1
D2
CLK1
D3
25 t 85 MHz
D4
D5
D6
CLK2
D7
25 t 85 MHz
1-lane FPD-Link III Input, Dual Link OpenLDI Output
2-lane FPD-Link III Input, Single Link OpenLDI Output
1.75 Gbps t 3.36 Gbps
RIN0
Disabled
RIN1
948
D0
D1
D2
CLK1
D3
25 t 48 MHz
D4
D5
D6
CLK2
D7
25 t 48 MHz
875 Mbps t 2.975 Gbps
RIN0
875 Mbps t 2.975 Gbps
RIN1
948
D0
D1
D2
CLK1
D3
50 t 170 MHz
D4
D5
D6
Hi-Z
CLK2
D7
1-lane FPD-Link III Input, Single Link OpenLDI Output (Replicate)
875 Mbps t 3.36 Gbps
RIN0
Disabled
RIN1
948
D0
D1
D2
CLK1
D3
25 t 96 MHz
D4
D5
D6
CLK2
D7
25 t 96 MHz
Figure 30. Datapath Configurations
Configuration of the device may be done via the MODE_SEL[1:0] input pins, or via the configuration register bits.
A pull-up resistor and a pull-down resistor of suggested values may be used to set the voltage ratio of the
MODE_SEL[1:0] inputs (VR1) and VDD33 to select one of the other 8 possible selected modes. See Table 8 and
Table 9.
38
Submit Documentation Feedback
Copyright © 2014–2016, Texas Instruments Incorporated
Product Folder Links: DS90UB948-Q1