BQ25120_16 Datasheet, PDF (36/68 Pages) Texas Instruments – Highly Integrated Battery Charge Management Solution

BQ25120, BQ25121
SLUSBZ9B – AUGUST 2015 – REVISED MAY 2016
www.ti.com
9.6.3 TS Control and Faults Masks Register
Memory location 0x02h, Reset State: 1xxx 1000 (bq25120)
Figure 25. TS Control and Faults Masks Register (02)
7 (MSB)
6
5
4
3
2
1
0 (LSB)
1
x
x
x
1
0
0
0
R/W
R
R
R
R/W
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 13. TS Control and Faults Masks Register, Memory Location 0010
Bit Field
B7 (MSB) TS_EN
B6
TS_FAULT1
B5
TS_FAULT0
B4
TS_FAULT_OPEN
B3
EN_INT
B2
B1
B0 (LSB)
WAKE_M
RESET_M
TIMER_M
Type
R/W
R
R
Reset
1
x
x
R
x
R/W
1
R/W
0
R/W
0
R/W
0
Description
0 – TS function disabled
1 – TS function enabled
TS Fault mode:
00 – Normal, No TS fault
01 – TS temp < T_COLD or TS temp > T_HOT (Charging suspended)
10 – T_COOL > TS temp > T_COLD (Charging current reduced by
half)
11 – T_WARM < TS temp < T_HOT (Charging voltage reduced by
140 mV)
0 – No TS OFF fault
1 – TS OFF fault indicated, and charge has stopped (if enabled
in OTP_EN_TS_OPEN)
0 – Disable INT function (INT only shows faults)
1 – Enable INT function
1 – Mask Wake Condition from MR
1 – Mask RESET condition from MR
1 – Mask Timer fault (safety)
36
Submit Documentation Feedback
Copyright © 2015–2016, Texas Instruments Incorporated
Product Folder Links: BQ25120 BQ25121