English
Language : 

MSP430F23X_14 Datasheet, PDF (35/93 Pages) Texas Instruments – MIXED SIGNAL MICROCONTROLLER
www.ti.com
MSP430F23x
MSP430F24x(1)
MSP430F2410
SLAS547I – JUNE 2007 – REVISED DECEMBER 2012
Schmitt-Trigger Inputs (Ports P1, P2, P3, P4, P5, P6, RST/NMI, JTAG, XIN, XT2IN)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
VIT+ Positive-going input threshold voltage
TEST CONDITIONS
VCC
2.2 V
3V
MIN
0.45 VCC
1
1.35
TYP
VIT- Negative-going input threshold voltage
2.2 V
3V
0.25 VCC
0.55
0.75
Vhys Input voltage hysteresis (VIT+ - VIT-)
2.2 V
0.2
3V
0.3
RPull
CI
Pullup/pulldown resistor
Input capacitance
For pullup: VIN = VSS,
For pulldown: VIN = VCC
3V
VIN = VSS or VCC
20
35
5
MAX
0.75 VCC
1.65
2.25
0.55 VCC
1.20
1.65
1
1
UNIT
V
V
V
50 kΩ
pF
Inputs (Ports P1, P2)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
t(int) External interrupt timing
TEST CONDITIONS
Port P1, P2: P1.x to P2.x, External trigger
pulse width to set interrupt flag(1)
VCC
MIN
2.2 V, 3 V
20
tcap Timer_A Timer_B capture timing
TA0, TA1, TA2
TB0, TB1, TB2, TB3, TB4, TB5, TB6
2.2 V
62
3V
50
fTAext, Timer_A, Timer_B clock frequency
fTBext externally applied to pin
TACLK, TBCLK, INCLK: t(H) = t(L)
2.2 V
3V
fTAint,
fTBint
Timer_A, Timer_B clock frequency
SMCLK or ACLK signal selected
2.2 V
3V
MAX UNIT
ns
ns
8
MHz
10
8
MHz
10
(1) An external signal sets the interrupt flag every time the minimum interrupt pulse width t(int) is met. It may be set even with trigger signals
shorter than t(int) .
Leakage Current (Ports P1, P2, P3, P4, P5, P6)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
Ilkg(Px.y)
PARAMETER
High-impedance leakage current
TEST CONDITIONS
See (1) (2)
VCC
2.2 V, 3 V
MIN MAX UNIT
±50 nA
(1) The leakage current is measured with VSS or VCC applied to the corresponding pins, unless otherwise noted.
(2) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is
disabled.
Standard Inputs (RST/NMI)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
VIL
Low-level input voltage
VIH High-level input voltage
TEST CONDITIONS
VCC
2.2 V, 3 V
2.2 V, 3 V
MIN
VSS
0.8 VCC
MAX
VSS + 0.6
VCC
UNIT
V
V
Copyright © 2007–2012, Texas Instruments Incorporated
Submit Documentation Feedback
35