THS10064_09 Datasheet, PDF (28/42 Pages) Texas Instruments – 10-BIT, 4 ANALOG INPUT, 6 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER

THS10064
SLAS255B – DECEMBER 1999 – REVISED DECEMBER 2002
www.ti.com
DATA_AV TYPE
Bit 4 and bit 5 (DATA_T, DATA_P) of control register 1 are used to program the signal DATA_AV. Bit 4 of
control register 1 determines whether the DATA_AV signal is static or a pulse. Bit 5 of the control register determines
the polarity of DATA_AV. This is shown in Table 14.
Table 14. DATA_AV Type
BIT 5
DATA_P
0
0
1
1
BIT 4
DATA_T
0
1
0
1
DATA_AV TYPE
Active low level
Active low pulse
Active high level
Active high pulse
The signal DATA_AV is set to active when the trigger condition is satisfied. It is set back inactive dependent of the
DATA_T selection (pulse or level).
If level mode is chosen, DATA_AV is set inactive after the first of the TL (TL = trigger level) reads (with the falling edge
of READ). The trigger condition is checked again after TL reads. For single conversion mode, DATA_AV type should
be programmed to active level mode.
If pulse mode is chosen, the signal DATA_AV is a pulse with a width of one half of a CONV_CLK cycle in continuous
conversion mode. The next DATA_AV pulse (when the trigger condition is satisfied) is sent out the earliest, when the
TL values, written into the FIFO before, were read out by the processor.
Read Timing (using R/W, CS0-controlled)
Figure 38 shows the read-timing behavior when the WR(R/W) input is programmed as a combined read-write input
R/W. The RD input has to be tied to high-level in this configuration. This timing is called CS0-controlled because CS0
is the last external signal of CS0, CS1, and R/W which becomes valid.
tw(CS)
CS0
10%
10%
90%
CS1
R/W^{ÓÓÓÓÓÓÓÓÓ 90%}
RD
D(0–9)
DATA_AV
tsu(R/W)
ta
90%
td(CSDAV)
90%
ÔÔÔÔÔÔÔÔÔ ^th(R/W)
90%
th
90%
Figure 38. Read Timing Diagram Using R/W (CS0-controlled)
28