LMH0340SQE Datasheet, PDF (19/30 Pages) Texas Instruments – 3 Gbps, HD, SD, DVB-ASI SDI Serializer and Cable Driver With LVDS Interface

www.ti.com
All Bypass CAPS
not shown
3.3V 2.5V
3.3V
LMH0040, LMH0050
LMH0070, LMH0340
SNLS271I – APRIL 2007 – REVISED APRIL 2013
5 k:
1,36
47 ₊
48 ^{T- X4}
45 +
46 ^{T- X3}
43 ₊
44 ^{T- X2}
41 ₊
42 ^{T- X1}
39 ₊
40 ^{T- X0}
37 ₊
38 ^{T- XCLK}
7,15,18,
25,35 2,5
DAP,8,9,10,12,13,
21,22,23,24,29
16
TXOUT+
17
TXOUT-
V_DDPLL ²⁸
14 ^{9.1 kÖ}
RSET
100Ö TWP
3.3V
22 PF
3.3V
3.3V
LMH0050 ^{LF_REF 26}
0.1 PF
1 kÖ
27
LF_CP
500Ö
1 kÖ
32
SDA
33
SCK
34
SMB_CS
3
GPIO_0
GPIO_1 ⁴
GPIO_2 ¹¹
6
DVB_ASI
31
LOCK
30 _RESET
19, 20
DNC
Figure 15. Typical LMH0050 CML Application Circuit
SERIAL JITTER OPTIMIZATION
The SER is capable of very low jitter operation, however it is dependent on the TXCLK provided by the host in
order to operate, and depending on the quality of the TXCLK provided, the SER output jitter may not be as low
as it could be.
The SER includes circuitry to filter out any TXCLK jitter at frequencies above 1MHz (see Figure 16), however, for
frequencies below 100 kHz, any jitter that is in the TXCLK is passed directly through to the serialized output.
In most cases, passing the TXCLK through the FPGA will add high frequency noise to the signal, which will be
filtered out by the SER, resulting in a clean output, however for better jitter performance, it is best to minimize the
noise that is on the TXCLK that is provided to the SER. This can be done by careful routing of the CLK signals,
both within the FPGA and on the board.
Very clean clocks can be derived from video reference signals through the use of the LMH1981 Sync Separator
and the LMH1982 Clock Generator products from Texas Instruments. These products allow low jitter video
frequency clocks to be generated either independently, or phase locked to a video reference signal.
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
19
Product Folder Links: LMH0040 LMH0050 LMH0070 LMH0340