English
Language : 

TM4C1294NCZAD Datasheet, PDF (18/1914 Pages) Texas Instruments – Tiva Microcontroller
Table of Contents
Table 5-18.
Table 5-19.
Table 5-20.
Table 5-21.
Table 5-22.
Table 5-23.
Table 5-24.
Table 5-25.
Table 5-26.
Table 5-27.
Table 5-28.
Table 5-29.
Table 5-30.
Table 5-31.
Table 5-32.
Table 5-33.
Table 5-34.
Table 6-1.
Table 7-1.
Table 7-2.
Table 7-3.
Table 8-1.
Table 8-2.
Table 8-3.
Table 8-4.
Table 8-5.
Table 8-6.
Table 9-1.
Table 9-2.
Table 9-3.
Table 9-4.
Table 9-5.
Table 9-6.
Table 9-7.
Table 9-8.
Table 9-9.
Table 9-10.
Table 9-11.
Table 9-12.
Table 9-13.
Table 10-1.
Table 10-2.
Table 10-3.
Table 10-4.
Table 10-5.
Table 10-6.
Table 10-7.
Module Power Control ........................................................................................ 458
Module Power Control ........................................................................................ 464
Module Power Control ........................................................................................ 466
Module Power Control ........................................................................................ 468
Module Power Control ........................................................................................ 470
Module Power Control ........................................................................................ 473
Module Power Control ........................................................................................ 475
Module Power Control ........................................................................................ 479
Module Power Control ........................................................................................ 481
Module Power Control ........................................................................................ 483
Module Power Control ........................................................................................ 485
Module Power Control ........................................................................................ 487
Module Power Control ........................................................................................ 489
Module Power Control ........................................................................................ 491
Module Power Control ........................................................................................ 493
Module Power Control ........................................................................................ 495
Module Power Control ........................................................................................ 497
System Exception Register Map ......................................................................... 527
Hibernate Signals (212BGA) .............................................................................. 538
HIB Clock Source Configurations ........................................................................ 540
Hibernation Module Register Map ....................................................................... 556
MEMTIM0 Register Configuration versus Frequency ............................................ 609
Flash Memory Protection Policy Combinations .................................................... 614
User-Programmable Flash Memory Resident Registers ....................................... 618
MEMTIM0 Register Configuration versus Frequency ............................................ 621
Master Memory Access Availability ..................................................................... 625
Flash Register Map ............................................................................................ 626
μDMA Channel Assignments .............................................................................. 684
Request Type Support ....................................................................................... 686
Control Structure Memory Map ........................................................................... 688
Channel Control Structure .................................................................................. 688
μDMA Read Example: 8-Bit Peripheral ................................................................ 697
μDMA Interrupt Assignments .............................................................................. 698
Channel Control Structure Offsets for Channel 30 ................................................ 699
Channel Control Word Configuration for Memory Transfer Example ...................... 700
Channel Control Structure Offsets for Channel 7 .................................................. 701
Channel Control Word Configuration for Peripheral Transmit Example .................. 701
Primary and Alternate Channel Control Structure Offsets for Channel 8 ................. 703
Channel Control Word Configuration for Peripheral Ping-Pong Receive
Example ............................................................................................................ 703
μDMA Register Map .......................................................................................... 705
GPIO Pins With Special Considerations .............................................................. 747
GPIO Pins and Alternate Functions (212BGA) ..................................................... 747
GPIO Drive Strength Options .............................................................................. 759
GPIO Pad Configuration Examples ..................................................................... 760
GPIO Interrupt Configuration Example ................................................................ 761
GPIO Pins With Special Considerations .............................................................. 762
GPIO Register Map ........................................................................................... 763
18
June 18, 2014
Texas Instruments-Production Data