English
Language : 

COP888CL Datasheet, PDF (11/42 Pages) Texas Instruments – COP888CL 8-Bit Microcontroller
◁
DC Electrical Characteristics
−55˚C ≤ TA ≤ +25˚C unless otherwise specified
Parameter
Conditions
Allowable Sink/Source
Current per Pin
D Outputs (Sink)
All others
Maximum Input Current
without Latchup (Note 21)
RAM Retention Voltage, Vr
500 ns Rise
and Fall Time (Min)
Input Capacitance
Load Capacitance on D2
Min
Typ
2.0
Max
12
2.5
150
7
1000
Units
mA
mA
mA
V
pF
pF
Note 18: Rate of voltage change must be less then 0.5 V/ms.
Note 19: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.
Note 20: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to VCC, L and G ports in the
TRI-STATE mode and tied to ground, all outputs low and tied to ground. The Clock Monitor and the comparators are disabled.
AC Specifications for COP688CL
AC Electrical Characteristics
−55˚C ≤ TA ≤ +125˚C unless otherwise specified
Parameter
Instruction Cycle Time (tc)
Crystal, Resonator, or
External Oscillator
R/C Oscillator (div-by 10)
Inputs
tSETUP
tHOLD
Output Propagation Delay (Note 22)
tPD1, tPD0
SO, SK
All Others
MICROWIRE Setup Time (tUWS)
MICROWIRE Hold Time(tUWH)
MICROWIRE Output Propagation Delay (tUPD)
Input Pulse Width
Interrupt Input High Time
Interrupt Input Low Time
Timer Input High Time
Timer Input Low Time
Reset Pulse Width
Conditions
VCC ≥ 4.5V
VCC ≥ 4.5V
VCC ≥ 4.5V
VCC ≥ 4.5V
RL = 2.2k, CL = 100 pF
VCC ≥ 4.5V
VCC ≥ 4.5V
Min
Typ
Max
Units
1
DC
µs
3
DC
µs
200
ns
60
ns
0.7
µs
1
µs
20
ns
56
ns
220
ns
1
tc
1
tc
1
tc
1
tc
1
µs
Note 21: Pins G6 and RESET are designed with a high voltage input network for factory testing. These pins allow input voltages greater than VCC and the pins will
have sink current to VCCwhen biased at voltages greater than VCC (the pins do not have source current when biased at a voltage below VCC). The effective
resistance to VCC is 750Ω (typical). These two pins will not latch up. The voltage at the pins must be limited to less than 14V.
Note 22: The output propagation delay is referenced to the end of the instruction cycle where the output change occurs.
www.national.com
10
 ▷