DS90UB901Q Datasheet, PDF (1/45 Pages) Texas Instruments – 10 - 43MHz 14 Bit Color FPD-Link III Serializer and Deserializer with Bidirectional Control Channel

DS90UB901Q/DS90UB902Q
April 25, 2012
10 - 43MHz 14 Bit Color FPD-Link III Serializer and
Deserializer with Bidirectional Control Channel
General Description
The DS90UB901Q/DS90UB902Q chipset offers a FPD-Link
III interface with a high-speed forward channel and a bidirec-
tional control channel for data transmission over a single
differential pair. The Serializer/Deserializer pair is targeted for
direct connections between automotive camera systems and
Host Controller/Electronic Control Unit (ECU). The primary
transport sends 16 bits of image data over a single high-speed
serial stream together with a low latency bidirectional control
channel transport that supports I²C. Included with the 16-bit
payload is a selectable data integrity option for CRC (Cyclic
Redundancy Check) to monitor transmission link errors. Us-
ing TI’s embedded clock technology allows transparent full-
duplex communication over a single differential pair, carrying
asymmetrical bidirectional control information without the de-
pendency of video blanking intervals. This single serial
stream simplifies transferring a wide data bus over PCB
traces and cable by eliminating the skew problems between
parallel data and clock paths. This significantly saves system
cost by narrowing data paths that in turn reduce PCB layers,
cable width, and connector size and pins.
In addition, the Deserializer inputs provide equalization con-
trol to compensate for loss from the media over longer dis-
tances. Internal DC balanced encoding/decoding is used to
support AC-Coupled interconnects.
A Serializer standby function provides a low power-savings
mode with a remote wake up capability for signaling of a re-
mote device.
The Serializer is offered in a 32-pin LLP (5mm x 5mm) pack-
age, and Deserializer is offered in a 40-pin LLP (6mm x 6mm)
package.
Features
■ ^{10 MHz to 43 MHz input PCLK support}
■ ^{160 Mbps to 688 Mbps data throughput}
■ ^{Single differential pair interconnect}
■ ^{Bidirectional control interface channel with I2C support}
■ ^{Embedded clock with DC Balanced coding to support AC-}
coupled interconnects
■ ^{Capable to drive up to 10 meters shielded twisted-pair}
■ ^{I2C compatible serial interface}
■ ^{Single hardware device addressing pin}
■ ^{16–bit data payload with CRC (Cyclic Redundancy Check)}
for checking data integrity
■ ^{Up to 6 Programmable GPIO's}
■ ^{LOCK output reporting pin and AT-SPEED BIST diagnosis}
feature to validate link integrity
■ ^{Integrated termination resistors}
■ ^{1.8V- or 3.3V-compatible parallel bus interface}
■ ^{Single power supply at 1.8V}
■ ^{ISO 10605 ESD and IEC 61000-4-2 ESD compliant}
■ ^{Automotive grade product: AEC-Q100 Grade 2 qualified}
■ ^{Temperature range −40°C to +105°C}
■ ^{No reference clock required on Deserializer}
■ ^{Programmable Receive Equalization}
■ ^{EMI/EMC Mitigation}
— DES Programmable Spread Spectrum (SSCG)
outputs
— DES Receiver staggered outputs
Applications
■ ^{Automotive Vision Systems}
■ ^{Rear View, Side View Camera}
■ ^{Lane Departure Warning}
■ ^{Parking Assistance}
■ ^{Blind Spot View}
Typical Application Diagram
FIGURE 1. Typical Application Circuit
TRI-STATE® is a registered trademark of National Semiconductor Corporation.
© 2012 Texas Instruments Incorporated 301135 SNLS322D
30113527
www.ti.com