OMAPL137DZKB3 Datasheet, PDF (37/223 Pages) Texas Instruments – OMAP-L137 Low-Power Applications Processor

OMAP-L137
www.ti.com
SPRS563F – SEPTEMBER 2008 – REVISED FEBRUARY 2013
2.7.10 Boot
Table 2-14. Boot Mode Selection Terminal Functions⁽¹⁾
SIGNAL NAME
PIN NO _TYPE(2)
ZKB
PULL ⁽³⁾
MUXED
DESCRIPTION
EMA_CS[2]/UHPI_HCS/GP2[5]/BOOT[15]
P7
I
IPU EMIFA, UHPI, GPIO
EMA_WE/UHPI_HRW/AXR0[12]/GP2[3]/BOOT[14]
M13
I
IPU
EMIFA, UHPI,
McASP0, GPIO
EMA_D[7]/MMCSD_DAT[7]/UHPI_HD[7]/GP0[7]/BOOT[13]
M15
I
EMA_D[0]/MMCSD_DAT[0]/UHPI_HD[0]/GP0[0]/BOOT[12]
T13
I
IPU _{EMIFA, MMC/SD,}
IPU ^{UHPI, GPIO}
AHCLKR0/RMII_MHZ_50_CLK/GP2[14]/BOOT[11]
A4
I
IPD
McASP0, EMAC,
GPIO
AFSX0/GP2[13]/BOOT[10]
D5
I
IPD McASP0, GPIO
UART0_TXD/I2C0_SCL/TM64P0_OUT12/GP5[9]/BOOT[9]
P3
I
IPU
UART0, I2C0, Timer0,
GPIO
UART0_RXD/I2C0_SDA/TM64P0_IN12/GP5[8]/BOOT[8]
R3
I
SPI1_CLK/EQEP1S/GP5[7]/BOOT[7]
T6
I
IPU
UART0, I2C0, Timer0, _{Boot Mode}
GPIO
Selection Pins
IPD SPI1, eQEP1, GPIO
SPI1_SIMO[0]/I2C1_SDA/GP5[6]/BOOT[6]
SPI1_SOMI[0]/I2C1_SCL/GP5[5]/BOOT[5]
N5
I
P5
I
IPU
SPI1, I2C1, GPIO
IPU
SPI0_SCS[0]/UART0_RTS/EQEP0B/GP5[4]/BOOT[4]
N4
I
IPU
SPI0, UART0,
eQEP0, GPIO
SPI0_ENA/UART0_CTS/EQEP0A/GP5[3]/BOOT[3]
R5
I
IPU
SPI0, UART0,
eQEP0, GPIO
SPI0_CLK/EQEP1I/GP5[2]/BOOT[2]
T5
I
IPD SPI0, eQEP1, GPIO
SPI0_SIMO[0]/EQEP0S/GP5[1]/BOOT[1]
SPI0_SOMI[0]/EQEP0I/GP5[0]/BOOT[0]
P6
I
R6
I
IPD
SPI0, eQEP0, GPIO
IPD
(1) Boot decoding will be defined in the ROM datasheet.
(2) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name
highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured
function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different
types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
(3) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: OMAP-L137
Device Overview
37