|
TLC32047C Datasheet, PDF (27/61 Pages) Texas Instruments – Wide-Band Analog Interface Circuit | |||
|
◁ |
2.15.2 Primary DX Word Bit Pattern
A/D OR D/A MSB
1st bit sent
1st bit sent of 2nd byte
A/D or D/A LSB
â
â
â
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
Table 2â2. Primary DX Serial Communication Protocol
FUNCTIONS
D1 D0
D15 (MSB)-D2 â DAC Register.
TA â TX(A), RA â RX(A) (see Figure 2â1).
TB â TX(B), RB â RX(B) (see Figure 2â1).
00
D15 (MSB)-D2 â DAC Register.
TA+TAâ² â TX(A), RA+RAâ² â RX(A) (see Figure 2â1).
TB â TX(B), RB â RX(B) (see Figure 2â1).
The next D/A and A/D conversion period is changed by the addition of TAâ² and RAâ² master clock cycles,
in which TAâ² and RAâ² can be positive, negative, or zero (refer to Table 2â4, AIC Responses to Improper
Conditions).
01
D15 (MSB)-D2 â DAC Register.
TAâTAâ² â TX(A), RAâRAâ² â RX(A) (see Figure 2â1).
TB â TX(B), RB â RX(B) (see Figure 2â1).
The next D/A and A/D conversion period is changed by the subtraction of TAâ² and RAâ² master clock cycles,
in which TAâ² and RAâ² can be positive, negative, or zero (refer to Table 2â4, AIC Responses to Improper
Conditions).
10
D15 (MSB)-D2 â DAC Register.
TA â TX(A), RA â RX(A) (see Figure 2â1).
TB â TX(B), RB â RX(B) (see Figure 2â1).
After a delay of four shift cycles, a secondary transmission follows to program the AIC to operate in the
desired configuration. In the telephone interface mode, data on DATA-DR is routed to DR (Serial Data
Output) during secondary transmission.
11
NOTE: Setting the two least significant bits to 1 in the normal transmission of DAC information (primary communications)
to the AIC initiates secondary communications upon completion of the primary communications. When the
primary communication is complete, FSX remains high for four shift clock cycles and then goes low and initiates
the secondary communication. The timing specifications for the primary and secondary communications are
identical. In this manner, the secondary communication, if initiated, is interleaved between successive primary
communications. This interleaving prevents the secondary communication from interfering with the primary
communications and DAC timing. This prevents the AIC from skipping a DAC output. FSR is not asserted during
secondary communications activity. However, in the dual-word (telephone interface) mode, FSD is asserted
during secondary communications but not during primary communications.
2â9
|
▷ |