English
Language : 

SMD1108 Datasheet, PDF (6/29 Pages) Summit Microelectronics, Inc. – 8-Channel Auto-Monitor ADC In System Programmable Analog (ISPA) Device
SMD1108
Preliminary
DLYD_RESET# (14)
An active low open drain output. During normal system
operation it will be driven low by the combination of VCC0/
CH4 to VCC3/CH7 being at levels below their pro-
grammed settings. During the power-on sequence it will
be delayed to allow the system to power-up in a controlled
sequenced order. See Table 19 for the delay values.
SMBALERT# (4)
An active low open drain output. It will be driven low
whenever one or more of the four auto-monitor inputs
exceeds its limits. Once the SMBALERT# output is driven
low the SMD1108 will respond to the industry standard
SMB protocol and identify itself as the generator of the
alert.
LIM_IRQ# (11)
An active low open drain output that is programmable to be
driven low whenever any one of the selected auto-monitor
inputs exceeds the programmed high or low value.
FAULT# (24)
An open drain output that can be programmed to drive the
output low whenever a selected source is out of limits
(FAULT#). Conversely it can be programmed to drive the
output low (FAULT) whenever the selected sources are
within limits.
HEALTHY# (23)
An open drain output that can be programmed to drive the
output low whenever a selected source is out of limits
(HEALTHY). Conversely it can be programmed to drive
the output low whenever the selected sources are within
limits (HEALTHY#).
WDO# (2)
Watchdog Timer Output is an active low open drain output
that can be wire-ORed with any number of open drain
outputs. Whenever the programmed time-out period of
the Watchdog timer is exceeded this output will be driven
low.
RDY# (6)
An active low status output indicating the ADC has no
conversion ongoing and the SMD1108 can be accessed
via the serial interface without risk of disturbing a conver-
sion.
GPO-0 to GPO-3 (28, 27, 26, 25)
General purpose outputs that can be accessed via the
two-wire serial interface. The register controlling these
outputs is located in the GFS register section. The GPx
outputs are open drain and will be active when a “1” is
written to the corresponding bit position in GFS Register
0x98. The SMD1108 will power-up with the GPx bits
cleared; therefore, the outputs will not be actively driven.
AUTOMON (9)
This input must be high to enable the Auto Monitor
function.
OV_IRQ# (13)
This is an active low open drain output that is driven low
when the selected over-voltage conditions are true.
OC_IRQ# (12)
This is an active low open drain output that is driven low
when the selected over-current conditions are true.
IRQ_RST# (7)
The IRQ# outputs are latched. Strobing this signal low will
reset the IRQ# outputs. They can also be cleared by
accessing Register 99 (see Table 29).
UV_OVRD (16)
Forcing this input high will disable Under-Voltage reset
conditions.
FAULT_IRQ# (10)
This is an active low open drain output that is driven low
when the selected fault conditions are true.
LDO# (1)
Longdog Timer Output is an active low open drain output
that can be wire-ORed with any number of open drain
outputs. Whenever the programmed time-out period of
the Longdog timer is exceeded this output will be driven
low.
6
2052 2.0 10/05/01
SUMMIT MICROELECTRONICS, Inc.