CD00001237 Datasheet, PDF (32/105 Pages) STMicroelectronics – 8-bit MCUs with A/D converter

ST6215C ST6225C
6.7 REGISTER DESCRIPTION
INTERRUPT OPTION REGISTER (IOR)
Address: 0C8h — Write Only
Reset status: 00h
7
0
- LES ESB GEN -
-
-
-
Caution: This register is write-only and cannot be
accessed by single-bit operations (SET, RES,
DEC,...).
Bit 7 =Reserved, must be cleared.
1: Low level sensitive mode is selected for inter-
rupt vector #1
Bit 5 = ESB Edge Selection bit.
0: Falling edge mode on interrupt vector #2
1: Rising edge mode on interrupt vector #2
Bit 4 = GEN Global Enable Interrupt.
0: Disable all maskable interrupts
1: Enable all maskable interrupts
Note: When the GEN bit is cleared, the NMI inter-
rupt is active but cannot be used to exit from STOP
or WAIT modes.
Bit 6 = LES Level/Edge Selection bit.
0: Falling edge sensitive mode is selected for inter-
rupt vector #1
Bits 3:0 = Reserved, must be cleared.
Table 7. Interrupt Mapping
Vector
number
Vector #0
Source
Block
RESET
NMI
Vector #1
Vector #2
Vector #3
Vector #4
Port A
Port B, C
TIMER
ADC
Description
Reset
Non Maskable Interrupt
NOT USED
Ext. Interrupt Port A
Ext. Interrupt Port B, C
Timer underflow
End Of Conversion
Register
Label
N/A
N/A
Flag
N/A
N/A
N/A
N/A
TSCR
ADCR
N/A
N/A
TMZ
EOC
Exit
from
STOP
yes
yes
yes
yes
yes
no
Vector
Address
FFEh-FFFh
FFCh-FFDh
FFAh-FFBh
FF8h-FF9h
FF6h-FF7h
FF4h-FF5h
FF2h-FF3h
FF0h-FF1h
Priority
Order
Highest
Priority
Lowest
Priority
32/105
1