MB84VD23481FJ-70 Datasheet, PDF (40/55 Pages) SPANSION – 64 M (×16) FLASH MEMORY & 32 M (×16) Mobile FCRAM

MB84VD23481FJ-70
• READ Timing #3 (Address Access after OE Control Access) (FCRAM)
Address
(A20 to A3)
tRC
Address Valid
tRC
Address Valid (No change)
Address
(A2 to A0)
CE1r
OE
LB / UB
DQ
(Output)
Address Valid
tASO
tOLAH
tAX
tOE
tBSO
tOLZ
tOH
Address Valid
tAA
tOHAH
tOHZ
tOHBH
tOH
Valid Data Output
Valid Data Output
Note : CE2r, PE and WE must be High for entire read cycle.
Either or both LB and UB must be Low when both CE1r and OE are Low.
40