MB84VD23481FJ-70 Datasheet, PDF (39/55 Pages) SPANSION – 64 M (×16) FLASH MEMORY & 32 M (×16) Mobile FCRAM

MB84VD23481FJ-70
• READ Timing #2 (CE1r Control Access) (FCRAM)
Address
tASC
CE1r
tRC
Address Valid
tCE
tCHAH
tASC
tCP
tRC
Address Valid
tCE
tCHAH
OE
LB / UB
DQ
(Output)
tBSC
tCLZ
tCHBH
tBSC
tCHZ
tOH
tCLZ
Valid Data Output
tCHBH
tCHZ
tOH
Valid Data Output
Note : CE2r, PE and WE must be High for entire read cycle.
Either or both LB and UB must be Low when both CE1r and OE are Low.
39