SI53320 Datasheet, PDF(3/25 Page) Silicon Laboratories – 1:5 LOW JITTER LVPECL CLOCK BUFFER

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

SI53320 Datasheet, PDF (3/25 Pages) Silicon Laboratories – 1:5 LOW JITTER LVPECL CLOCK BUFFER

◁

Si53320

1. Electrical Specifications

Table 1. Recommended Operating Conditions

Parameter

Ambient Operating

Temperature

Supply Voltage Range

Symbol

VDD

Test Condition

Min

Typ

Max Unit

â40

Â°C

2.38

2.5

2.63 V

2.97

3.3

3.63 V

Table 2. Input Clock Specifications

(2.5 V ï± 5%, or 3.3 V ï± 10%, TA=â40 to 85 Â°C)

Parameter

Symbol

Test Condition

Min

Typ

Differential Input Common

VCM VDD = 2.5 Vï± 5%, 3.3 Vï± 10% 0.05

Mode Voltage

Differential Input Swing

VIN

(peak-to-peak)

0.2

LVCMOS Input High Voltage VIH VDD = 2.5 Vï± 5%, 3.3 Vï± 10% VDD x 0.7 â

LVCMOS Input Low Voltage

VIL

VDD = 2.5 Vï± 5%, 3.3 Vï± 10%

Input Capacitance

CIN

CLK0/CLK0 and CLK1/CLK1

pins with respect to GND

Max Unit

2.2

VDD x V

0.3

Table 3. DC Common Characteristics

(2.5 V ï± 5%, or 3.3 V ï±ï 10%,TA = â40 to 85 Â°C)

Parameter

Supply Current

Symbol Test Condition

Min

Typ

Max

Unit

IDD

Includes pull-down

260

current in resistor Rb

(see Figure 7)

Input High Voltage

VIH

CLK_SEL/OE

0.8 x VDD

Input Low Voltage

VIL

CLK_SEL/OE

0.2 x VDD

Internal Pull-down Resis-

RDOWN

CLK_SEL/OE

kï

tor

Rev. 1.0

▷