English
Language : 

H8SX1622 Datasheet, PDF (752/1056 Pages) Renesas Technology Corp – Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
Section 18 A/D Converter
ADST
Set*1
ADF
Channel 0 (AN0)
operation state
Channel 1 (AN1)
operation state
Channel 2 (AN2)
operation state
Channel 3 (AN3)
operation state
Waiting for
conversion
A/D
conver-
sion 1
Waiting for conversion
Waiting for conversion
Waiting for conversion
ADDRA
A/D conversion consecutive execution
Clear*1
Clear*1
A/D conversion time
Waiting for conversion
A/D
conver-
A/D
sion 4
conver-
Waiting for conversion
sion 2
A/D
conver-
sion 3
Waiting for conversion
A/D
conver-
*2
Waiting for
conversion
sion 5
Waiting for conversion
Transfer
A/D conversion result 1
A/D conversion result 4
ADDRB
A/D conversion result 2
ADDRC
A/D conversion result 3
ADDRD
Notes: 1. ↓ indicates the timing of instruction execution by software.
2. Data being converted is ignored.
Figure 18.3 Example of A/D Conversion
(Continuous Scan Mode, Three Channels (AN0 to AN2) Selected)
(2) One-Cycle Scan Mode
1. Set the ADSTCLR bit in ADCR to 1.
2. When the ADST bit in ADCSR is set to 1 by software, TPU, TMR, or an external trigger
input, A/D conversion starts on the first channel in the specified channel group. Consecutive
A/D conversion on a maximum of four channels (SCANE and SCANS = B'10) or on a
maximum of eight channels (SCANE and SCANS = B'11) can be selected. When consecutive
A/D conversion is performed on four channels, A/D conversion starts on AN0 when CH3 and
CH2 = B'00, whereas starts on AN4 when CH3 and CH2 = B'01. When consecutive A/D
conversion is performed on eight channels, A/D conversion starts on AN0 when CH3 = B'0.
3. When A/D conversion for each channel is completed, the A/D conversion result is sequentially
transferred to the corresponding ADDR of each channel.
4. When A/D conversion of all selected channels is completed, the ADF bit in ADCSR is set to 1.
If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated.
Rev. 1.00 Nov. 01, 2007 Page 724 of 1024
REJ09B0414-0100