PD46184095B_15 Datasheet, PDF (3/34 Pages) Renesas Technology Corp – 18M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION

μPD46184095B, μPD46184185B
Pin Arrangement
165-pin PLASTIC BGA (13 x 15)
(Top View)
[μPD46184095B]
2M x 9
1
2
3
4
5
6
7
8
9
10
11
A CQ# VSS/72M
A
R, W# NC
K# NC/144M LD#
A
VSS/36M CQ
B NC
NC
NC
A NC/288M K
BW0#
A
NC
NC
Q4
C NC
NC
NC
VSS
A
A
A
VSS
NC
NC
D4
D NC
D5
NC
VSS
VSS
VSS
VSS
VSS
NC
NC
NC
E NC
NC
Q5
VDDQ
VSS
VSS
VSS
VDDQ
NC
D3
Q3
F NC
NC
NC
VDDQ
VDD
VSS
VDD
VDDQ
NC
NC
NC
G NC
D6
Q6
VDDQ
VDD
VSS
VDD
VDDQ
NC
NC
NC
H DLL# VREF VDDQ VDDQ
VDD
VSS
VDD
VDDQ VDDQ
VREF
ZQ
J NC
NC
NC
VDDQ
VDD
VSS
VDD
VDDQ
NC
Q2
D2
K NC
NC
NC
VDDQ
VDD
VSS
VDD
VDDQ
NC
NC
NC
L NC
Q7
D7
VDDQ
VSS
VSS
VSS
VDDQ
NC
NC
Q1
M NC
NC
NC
VSS
VSS
VSS
VSS
VSS
NC
NC
D1
N NC
D8
NC
VSS
A
A
A
VSS
NC
NC
NC
P NC
NC
Q8
A
A
C
A
A
NC
D0
Q0
R TDO TCK
A
A
A
C#
A
A
A
TMS TDI
A
D0 to D8
Q0 to Q8
LD#
R, W#
BW0#
K, K#
C, C#
CQ, CQ#
ZQ
DLL#
: Address inputs
: Data inputs
: Data outputs
: Synchronous load
: Read Write input
: Byte Write data select
: Input clock
: Output clock
: Echo clock
: Output impedance matching
: PLL disable
TMS
TDI
TCK
TDO
V_REF
V_DD
V_DDQ
V_SS
NC
NC/xxM
: IEEE 1149.1 Test input
: IEEE 1149.1 Test input
: IEEE 1149.1 Clock input
: IEEE 1149.1 Test output
: HSTL input reference input
: Power Supply
: Power Supply
: Ground
: No connection
: Expansion address for xxMb
Remarks 1.
2.
3.
×××# indicates active LOW.
Refer to Package Dimensions for the index mark.
2A, 7A, 10A and 5B are expansion addresses : 10A for 36Mb
: 10A and 2A for 72Mb
: 10A, 2A and 7A for 144Mb
: 10A, 2A, 7A and 5B for 288Mb
2A and 10A of this product can also be used as NC.
R10DS0115EJ0200 Rev.2.00
Nov 09, 2012
Page 3 of 34