English
Language : 

M306V5ME-XXXSP Datasheet, PDF (24/263 Pages) Mitsubishi Electric Semiconductor – SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER
MITSUBISHI MICROCOMPUTERS
M306V5ME-XXXSP
M306V5EESP
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER
and ON-SCREEN DISPLAY CONTROLLER
2.4 Single-chip Mode
This microcomputer supports single-chip mode only.
In single-chip mode, only internal memory space (SFR, OSD RAM, internal RAM, and internal ROM) can
be accessed. Ports P0, P2 to P10 can be used as programmable I/O ports or as I/O ports for the internal
peripheral functions.
Figure 2.4.1 shows the processor mode register 0 and Figure 2.4.2 shows the processor mode register 1.
Figure 2.4.3 shows the memory map.
Processor mode register 0 (Note)
b7 b6 b5 b4 b3 b2 b1 b0
0 00 0 000
Symbol
PM0
Address
000416
When reset
0016
Bit symbol
Bit name
PM00
Processor mode bit
PM01
Reserved bit
Function
b1 b0
0 0: Single-chip mode
0 1: Inhibited
1 0: Inhibited
1 1: Inhibited
Must always be set to “0”
RW
PM03
Software reset bit
Reserved bits
The device is reset when this bit is set
to “1”. The value of this bit is “0” when
read.
Must always be set to “0”
Note : Set bit 1 of the protect register (address 000A16) to “1” when writing new
values to this register.
Figure 2.4.1 Processor mode register 0
Processor mode register 1 (Note 1)
b7 b6 b5 b4 b3 b2 b1 b0
000 0
10
Symbol
PM1
Address
000516
When reset
00000X002
Bit symbol
Bit name
Function
RW
Reserved bit
Must always be set to “0”
Reserved bit (Note 2)
Must always be set to “1”
Nothing is assigned.
In an attempt to write to this bit, write “0.” The value, if read, turns out to be
indeterminate.
Reserved bits
Must always be set to “0”
PM17
Wait bit
0 : No wait state
1 : Wait state inserted
Notes 1: Set bit 1 of the protect register (address 000A16) to “1” when writing new
values to this register.
2: As this bit becomes “0” at reset, must always be set to “1” after reset
release.
Figure 2.4.2 Processor mode register 1
Rev. 1.0
23