M16C30P Datasheet, PDF(21/57 Page) Renesas Technology Corp – SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

M16C30P Datasheet, PDF (21/57 Pages) Renesas Technology Corp – SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

◁

M16C/30P Group

4. Special Function Register (SFR)

Table 4.4 SFR Information (4) (1)

Address

0380h

0381h

0382h

0383h

0384h

0385h

0386h

0387h

0388h

0389h

038Ah

038Bh

038Ch

038Dh

038Eh

038Fh

0390h

0391h

0392h

0393h

0394h

0395h

0396h

0397h

0398h

0399h

039Ah

039Bh

039Ch

039Dh

039Eh

039Fh

03A0h

03A1h

03A2h

03A3h

03A4h

03A5h

03A6h

03A7h

03A8h

03A9h

03AAh

03ABh

03ACh

03ADh

03AEh

03AFh

03B0h

03B1h

03B2h

03B3h

03B4h

03B5h

03B6h

03B7h

03B8h

03B9h

03BAh

03BBh

03BCh

03BDh

03BEh

03BFh

Count Start Flag

Clock Prescaler Reset Fag

One-Shot Start Flag

Trigger Select Register

Up-Down Flag

Timer A0 Register

Timer A1 Register

Timer A2 Register

Register

Timer B0 Register

Timer B1 Register

Timer B2 Register

Timer A0 Mode Register

Timer A1 Mode Register

Timer A2 Mode Register

Timer B0 Mode Register

Timer B1 Mode Register

Timer B2 Mode Register

UART0 Transmit/Receive Mode Register

UART0 Bit Rate Generator

UART0 Transmit Buffer Register

UART0 Transmit/Receive Control Register 0

UART0 Transmit/Receive Control Register 1

UART0 Receive Buffer Register

UART1 Transmit/Receive Mode Register

UART1 Bit Rate Generator

UART1 Transmit Buffer Register

UART1 Transmit/Receive Control Register 0

UART1 Transmit/Receive Control Register 1

UART1 Receive Buffer Register

UART Transmit/Receive Control Register 2

DMA0 Request Factor Select Register

DMA1 Request Factor Select Register

CRC Data Register

CRC Input Register

Symbol

TABSR

CPSRF

ONSF

TRGSR

UDF

TA0

TA1

TA2

TB0

TB1

TB2

TA0MR

TA1MR

TA2MR

TB0MR

TB1MR

TB2MR

U0MR

U0BRG

U0TB

U0C0

U0C1

U0RB

U1MR

U1BRG

U1TB

U1C0

U1C1

U1RB

UCON

DM0SL

DM1SL

CRCD

CRCIN

NOTES:

1. The blank areas are reserved and cannot be accessed by users.

2. Bit 5 in the Up-down flag is â0â by reset. However, The values in these bits when read are indeterminate.

X : Nothing is mapped to this bit

After Reset

000XX000b

0XXXXXXXb

00XXX000b

XXXX0000b

XX0XX000b (2)

XXh

XXh

XXh

XXh

XXh

XXh

XXh

XXh

XXh

XXh

XXh

XXh

00h

00h

00h

00XX0000b

00XX0000b

00XX0000b

00h

XXh

XXh

XXh

00001000b

00000010b

XXh

XXh

00h

XXh

XXh

XXh

00001000b

00000010b

XXh

XXh

X0000000b

00h

00h

XXh

XXh

XXh

Rev.1.22 Mar 30, 2007 Page 21 of 53

REJ03B0088-0122

▷