English
Language : 

PM7375 Datasheet, PDF (246/430 Pages) PMC-Sierra, Inc – ATM SAR and PHY Processor for PCI Bus
DATA SHEET
PMC-931127
ISSUE 6
PM7375 LASAR-155
LOCAL ATM SAR & PHYSICAL LAYER
CTL[3:0]:
The CTL[3:0] bits control cell segmentation on a per transmit VC basis as
identified using the VCNUM[6:0] bits.
Field
CTL[3]
CTL[2]
CTL[1]
CTL[0]
Description
VC_SEG_EN
The VC_SEG_EN bit is used to provision and
unprovision Transmit VCs. When VC_SEG_EN is set
low a VC is unprovisioned. When VC_SEG_EN is set
high a VC is provisioned.
Note, the TRMEN bit in the PCID Control register
must be set to logic one before provisioning is
performed. In addition when unprovisioning a VC the
SRQ[3:0] value, located in the COPS VC Control and
Status register, should be the same as when the VC
was provisioned.
VC_CBRC_EN
The VC_CBRC_EN bit selects whether a VC is
configured for VBR or VBR plus CBRC services.
When configured for CBRC services, transmission
over the VC is subject to a credit basket. When
VC_CBRC_EN is set to logic zero, a VC is configured
for VBR services. When VC_CBRC_EN is set to logic
one, a VC is configured for VBR plus CBRC services.
Reserved
Reserved
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE 230