AR0135CS Datasheet, PDF(21/27 Page) ON Semiconductor – 1/3‐inch 1.2 Mp CMOS Digital Image Sensor

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

AR0135CS Datasheet, PDF (21/27 Pages) ON Semiconductor – 1/3‐inch 1.2 Mp CMOS Digital Image Sensor

◁

AR0135CS

POWER-ON RESET AND STANDBY TIMING

Power-Up Sequence

The recommended power-up sequence for the AR0135CS

is shown in Figure 19. The available power supplies

(VDD_IO, VDD, VDD_SLVS, VDD_PLL, VAA, VAA_PIX)

must have the separation specified below.

1. Turn on VDD_PLL power supply.

2. After 0â10 ms, turn on VAA and VAA_PIX power

supply.

3. After 0â10 ms, turn on VDD_IO power supply.

4. After the last power supply is stable, enable

EXTCLK.

5. If RESET_BAR is in a LOW state, hold

RESET_BAR LOW for at least 1 ms.

If RESET_BAR is in a HIGH state, assert

RESET_BAR for at least 1 ms.

6. Wait 160000 EXTCLKs (for internal initialization

into software standby).

7. Configure PLL, output, and image settings to

desired values.

8. Wait 1 ms for the PLL to lock.

9. Set streaming mode (R0x301A[2] = 1).

VDD_PLL (2.8)

VAA_PIX

VAA (2.8)

VDD_IO (1.8/2.8)

VDD (1.8)

VDD_SLVS (0.4)

EXTCLK

RESET_BAR

Hard

Reset

Internal

Initialization

Software

Standby

PLL Clock Streaming

Figure 19. Power Up

Table 18. POWER-UP SEQUENCE

Symbol

Definition

Min

Typ

Max

Unit

VDD_PLL to VAA/VAA_PIX

VAA/VAA_PIX to VDD_IO

VDD_IO to VDD

VDD to VDD_SLVS

Xtal Settle Time

30 (Note 1)

Hard Reset

1 (Note 2)

Internal Initialization

160000

EXTCLKs

PLL Lock Time

1. Xtal settling time is component-dependent, usually taking about 10â100 ms.

2. Hard reset time is the minimum time required after power rails are settled. In a circuit where hard reset is held down by RC circuit, then the

RC time must include the all power rail settle time and Xtal settle time.

3. It is critical that VDD_PLL is not powered up after the other power supplies. It must be powered before or at least at the same time as the

others. If the case happens that VDD_PLL is powered after other supplies then the sensor may have functionality issues and will experience

high current draw on this supply.

www.onsemi.com

▷