UPD98404 Datasheet, PDF (12/36 Pages) NEC – ADVANCED ATM SONET FRAMER

µPD98404
Pin name Pin No.
EMPTY_B/ 125
RCLAV
RADD0-
RADD4
TDI0-
TDI7
138-142
111-118
TCLK
120
TSOC
122
TENBL_B 121
FULL_B/
123
TCLAV
TADD0-
TADD4
UMPSEL
103-107
85
I/O level
TTL*
TTL*
TTL*
TTL*
TTL*
TTL*
TTL*
TTL*
TTL*
(2/2)
I/O
Function
O ^{Receive FIFO data transfer disable signal output or}
(2 or 3- receive FIFO cell data transfer enable signal output.
state) ^{This pin functions as either EMPTY_B (2-state operation) or RCLAV}
(3-state operation), depending on the selected mode of the UTOPIA
interface.
EMPTY_B indicates that the receive FIFO has no receive data bytes
to be transferred to the ATM layer.
RCLAV indicates that the receive FIFO has data of at least once cell
to be transferred to the ATM layer. This pin operates in two or three
states, depending on the UTOPIA interface mode.
I PHY address input for the receive side. In multi-PHY mode, these
pins input the address of the PHY layer device to be selected.
I Transmit data input. These pins form an 8-bit data bus that inputs
transmit data. The data is input in sync with the rising edge of the
TCLK clock.
I ^{Transmit clock input. This pin inputs a clock of 20 to 40 MHz for}
transmit data transfer.
Caution The µPD98404 also uses this clock as the system clock
of the management interface block. Therefore, always
input a clock of 20 MHz or higher.
I Transmit cell start position input.
This pin inputs a signal indicating the position of the first byte of the
transmit cell input to the µPD98404.
I Transmit enable input.
This pin inputs a signal indicating that an ATM layer device is
outputting valid transmit data to TDI0 - TDI7.
O ^{Transmit FIFO data transfer disable signal output or transmit FIFO}
(2 or 3- ^{cell data transfer enable signal output.}
state) ^{This pin functions as either FULL_B (2-state operation) or TCLAV (3-}
state operation), depending on the selected UTOPIA interface mode.
FULL_B indicates that the transmit FIFO has no free area to receive
transmit data. TCLAV indicates that the transmit FIFO has a free
area of at least one cell for storing transmit data. This pin operates in
two or three states, depending on the UTOPIA interface mode.
I PHY address input for the transmit side. When used in multi-PHY
mode, these pins input an address for selecting a PHY layer device.
I _{Multi-PHY mode select signal input.}
• When the signal is high, multi-PHY mode is selected.
• When the signal is low, single PHY mode is selected.
12
Data Sheet S11822EJ4V0DS00