English
Language : 

MT40A512M16JY-083E Datasheet, PDF (258/358 Pages) Micron Technology – Automotive DDR4 SDRAM
8Gb: x8, x16 Automotive DDR4 SDRAM
Electrical Characteristics – AC and DC Operating Conditions
The voltage levels for setup and hold time measurements are dependent on VREF. VREF is
understood as VREF(DC), as defined in the above figure. This clarifies that DC-variations
of VREF affect the absolute voltage a signal has to reach to achieve a valid HIGH or LOW
level, and therefore, the time to which setup and hold is measured. System timing and
voltage budgets need to account for VREF(DC) deviations from the optimum position
within the data-eye of the input signals. This also clarifies that the DRAM setup/hold
specification and derating values need to include time and voltage associated with VREF
AC-noise. Timing and voltage effects due to AC-noise on V REF up to the specified limit
(±1% of VDD) are included in DRAM timings and their associated deratings.
VREFDQ Supply and Calibration Ranges
The device internally generates its own VREFDQ. DRAM internal VREFDQ specification pa-
rameters: voltage range, step size, VREF step time, VREF full step time, and VREF valid level
are used to help provide estimated values for the internal VREFDQ and are not pass/fail
limits. The voltage operating range specifies the minimum required range for DDR4
SDRAM devices. The minimum range is defined by V REFDQ,min and VREFDQ,max. A cali-
bration sequence should be performed by the DRAM controller to adjust VREFDQ and
optimize the timing and voltage margin of the DRAM data input receivers.
Table 81: VREFDQ Specification
Parameter
Range 1 VREFDQ operating points
Range 2 VREFDQ operating points
VREF step size
VREF set tolerance
VREF step time
VREF valid tolerance
Symbol
VREFDQ R1
VREFDQ R2
VREF,step
VREF,set_tol
VREF,time
VREF_val_tol
Min
60%
45%
0.5%
–1.625%
–0.15%
–
–0.15%
Typ
–
–
0.65%
0%
0%
–
0%
Max
92%
77%
0.8%
1.625%
0.15%
150
0.15%
Unit
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
ns
VDDQ
Notes
1, 2
1, 2
3
4, 5, 6
4, 7, 8
9, 10, 11
12
Notes: 1. VREF(DC) voltage is referenced to VDDQ(DC). VDDQ(DC) is 1.2V.
2. DRAM range 1 or range 2 is set by the MRS6[6]6.
3. VREF step size increment/decrement range. VREF at DC level.
4. VREF,new = VREF,old ±n × VREF,step; n = number of steps. If increment, use “+,” if decrement,
use “-.”
5. For n >4, the minimum value of VREF setting tolerance = VREF,new - 1.625% × VDDQ. The
maximum value of VREF setting tolerance = VREF,new + 1.625% × VDDQ.
6. Measured by recording the MIN and MAX values of the VREF output over the range,
drawing a straight line between those points, and comparing all other VREF output set-
tings to that line.
7. For n ≤4, the minimum value of VREF setting tolerance = VREF,new - 0.15% × VDDQ. The
maximum value of VREF setting tolerance = VREF,new + 0.15% × VDDQ.
8. Measured by recording the MIN and MAX values of the VREF output across four consecu-
tive steps (n = 4), drawing a straight line between those points, and comparing all VREF
output settings to that line.
9. Time from MRS command to increment or decrement one step size for VREF.
10. Time from MRS command to increment or decrement more than one step size up to the
full range of VREF.
CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. C 3/17 EN
258
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2016 Micron Technology, Inc. All rights reserved.