English
Language : 

PIC16LF1904 Datasheet, PDF (241/288 Pages) Microchip Technology – 28/40/44-Pin Flash-Based, 8-Bit CMOS Microcontrollers with LCD Driver and nanoWatt XLP Technology
PIC16LF1904/6/7
22.3 DC Characteristics: PIC16LF1904/6/7-I/E (Power-Down)
PIC16LF1904/6/7
Standard Operating Conditions (unless otherwise stated)
Operating temperature -40°C  TA  +85°C for industrial
-40°C  TA  +125°C for extended
Param
No.
Device Characteristics
Min.
Typ†
Max.
+85°C
Max.
+125°C
Units
VDD
Conditions
Note
Power-down Base Current (IPD)(2)
D023
— 0.03 1.0
3.0
A
1.8 WDT, BOR, FVR, and T1OSC
— 0.04 2.0
4.0
A
3.0 disabled, all Peripherals Inactive
— 0.09 3.0
5.0
A
3.6
D024
—
0.3
2.0
4.0
A
1.8 LPWDT Current (Note 1)
—
0.5
3.0
5.0
A
3.0
—
0.6
4.0
6.0
A
3.6
D025
—
20
31
35
A
1.8 FVR current
—
22
41
45
A
3.0
—
24
46
50
A
3.6
D026
—
121
300
560
nA
3.0 LPBOR current (Note 1)
—
141
400
700
nA
3.6
D027
—
7.5
16
32
A
3.0 BOR Current (Note 1)
—
8.0
18
34
A
3.6
D028
—
0.5
2.0
4.0
A
1.8 T1OSC Current (Note 1)
—
0.6
3.0
5.0
A
3.0
—
0.7
4.0
6.0
A
3.6
D029
—
0.4
2.0
4.0
A
1.8 A/D Current (Note 1, Note 3), no
—
0.7
3.0
5.0
A
3.0 conversion in progress
—
0.9
4.0
6.0
A
3.6
D030
—
—
250
—
A
1.8 A/D Current (Note 1, Note 3),
—
—
250
—
A
3.0 conversion in progress
—
—
250
—
A
3.6
D031
LCD Bias Ladder
Low power —
1
5
6
A
3.6
Medium Power —
10
16
21
A
3.6
High Power —
100
110
120
A
3.6
*
†
Legend:
Note 1:
2:
3:
These parameters are characterized but not tested.
Data in “Typ” column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are
not tested.
TBD = To Be Determined
The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is
enabled. The peripheral  current can be determined by subtracting the base IDD or IPD current from this limit. Max
values should be used when calculating total current consumption.
The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with
the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.
A/D oscillator source is FRC.
 2011 Microchip Technology Inc.
Preliminary
DS41569A-page 241