HMP8117_07 Datasheet, PDF (20/45 Pages) Intersil Corporation – NTSC/PAL Video Decoder

HMP8117
During PAL (B, D, G, H, I, N, N_C) operation, the first possible
line of VBI data are lines 6 and 318, and the last possible
lines are the last blanked scan lines. Lines 623-5 and 311-
317 are always blanked.
TABLE 9. OUTPUTTING RTCI AS BT.656 ANCILLARY DATA
PIXEL INPUT
P15
P14
P13
P12
P11
Preamble
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
Data ID
P14
ep
1
1
0
Data Block Number
P14
ep
0
0
0
Data Word Count
P14
ep
0
0
0
HPLL
Increment
P14
ep
0
0
0
P14
ep
0
0
0
P14
ep
0
0
0
P14
ep
0
0
0
FSCPLL
Increment
P14
ep
PSW
0
bit 31
P14
ep
F2 = 0
F1 = 0
bit 27
:
P14
ep
0
0
bit 7
P14
ep
0
0
bit 3
CRC
P14
bit 6
bit 5
bit 4
bit 3
NOTES:
39. ep = even parity for P8-P13.
40. CRC = Sum of P8-P14 of Data ID through last user data word. Preset to all zeros, carry is ignored.
P10
0
1
1
1
0
0
0
0
0
0
bit 30
bit 26
bit 6
bit 2
bit 2
P9
0
1
1
0
0
1
0
0
0
0
bit 29
bit 25
bit 5
bit 1
bit 1
P8
0
1
1
1
1
1
0
0
0
0
bit 28
bit 24
bit 4
bit 0
bit 0
During PAL (M) operation, the first possible line of VBI data
is lines 7 and 269, and the last possible lines are the last
blanked scan lines. Lines 523-6 and 261-268 are always
blanked.
Real Time Control Interface
The Real Time Control Interface (RTCI) outputs timing
information for a NTSC/PAL encoder as BT.656 ancillary
data. This allows the encoder to generate “clean” output
video.
RTCI information via BT.656 ancillary data is shown in Table
9. If enabled, this transfer occurs once per line and is
completed before the start of the SAV sequence.
The PSW bit is always a “0” for NTSC encoding. During PAL
encoding, it indicates the sign of V (“0” = negative;
“1” = positive) for that scan line.
Host Interface
All internal registers may be written to or read by the host
processor at any time, except for those bits identified as
read-only. The bit descriptions for the control registers are
listed beginning with Table 10.
The HMP8117 supports the fast-mode (up to 400kbps) I²C
interface consisting of the SDA and SCL pins. The device
acts as a slave for receiving and transmitting data over the
serial interface. When the interface is not active, SCL and
SDA must be pulled high using external 4kΩ pull-up
resistors. The SA input pin determines the slave address for
the HMP8117. If the SA pin is pulled low, the address is
1000100x_B. If the SA pin is pulled high through a 10kΩ pull-
up resistor, the address is 1000101x_B. (This ‘x’ bit in the
address is the I²C read flag.)
Data is placed on the SDA line when the SCL line is low and
held stable when the SCL line is pulled high. Changing the
state of the SDA line while SCL is high will be interpreted as
either an I²C bus START or STOP condition as indicated by
Figure 18.
During I²C write cycles, the first data byte after the slave
address is treated as the control register sub address and is
written into the internal address register. Any remaining data
bytes sent during an I²C write cycle are written to the control
registers, beginning with the register specified by the
address register as given in the first byte. The address
register is then auto-incremented after each additional data
byte sent on the I²C bus during a write cycle. Writes to
reserved bits within registers or reserved registers are
ignored.
20
FN4643.3
April 19, 2007