82C50A Datasheet, PDF (19/21 Pages) Intersil Corporation – CMOS Asynchronous Communications Element

82C50A
Timing Waveforms
tXH
(27)
2.0V
XTAL1
0.8V
tXL
(28)
FIGURE 3. EXTERNAL CLOCK INPUT
2.0V
0.8V
2.0V
0.8V
FIGURE 4. AC TEST POINTS
XTAL1
(31) tBHD
(30) tBLD
BAUD OUT
(÷1)
(31) tBHD
(30)
tBLD
BAUD OUT
(÷2)
(30)
tBLD
BAUD OUT
(÷3)
(30)
tBLD
N
(29)
tHW (33)
(33)
tHW
(31)
tBHD
(31)
tBHD
tLW (32)
tLW (32)
tHW
(33)
tLW
(32)
tHW = (N - 2) XTAL1 CYCLES
(33)
BAUD OUT
(÷N, N > 3)
(32)
tLW = 2XTAL1 CYCLES
NOTE: tBLD (÷1) is the only spec measure from XTL1 falling edge. All other tBLD’s and tBHD’s are measured from XTAL1 rising edge.
FIGURE 5. BAUDOUT TIMING
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate
and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which
may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
19