300 Datasheet, PDF (8/95 Pages) DB Lectro Inc – SCREW TYPE SERIES

Intel^® Celeron^® D Processor 300
Sequence Features
• Available at 3.66 GHz, 3.46 GHz, 3.33 GHz,
3.2 GHz, and 3.06 GHz
• Supports Intel^® 64 architecture
• Supports Execute Disable Bit capability
• Binary compatible with applications running
on previous members of the Intel
microprocessor line
• Intel NetBurst^® microarchitecture
• FSB frequency at 533 MHz
• Hyper-Pipelined Technology
• Advance Dynamic Execution
• Very deep out-of-order execution
• Enhanced branch prediction
• Optimized for 32-bit applications running on
advanced 32-bit operating systems
• 13 Streaming SIMD Extensions 3 (SSE3)
instructions
• Two 16-KB Level 1 data caches
• 256-KB Advanced Transfer Cache (on-die,
full-speed Level 2 (L2) cache) with 8-way
associativity and Error Correcting Code
(ECC)
• 8-way cache associativity provides improved
cache hit rate on load/store operations
• Enhanced floating point and multimedia unit
for enhanced video, audio, encryption, and
3D performance
• Power Management capabilities
• System Management mode
• Multiple low-power states
• 775-land Package
• 144 Streaming SIMD Extensions 2 (SSE2)
instructions
The Intel^® Celeron^® D processor family expands Intel’s processor family into the value-priced PC
market segment. Celeron D processors provide the value that offers the customer the capability to
affordably get onto the Internet, and use educational programs, home-office software, and
productivity applications. All of the Celeron D processors include an integrated L2 cache, and are built
on Intel’s advanced CMOS process technology. The Celeron D processor is backed by over 30 years of
Intel experience in manufacturing high-quality, reliable microprocessors.
Intel^® 64 architecture enables Celeron D processors to execute operating systems and applications
written to take advantage of the Intel 64 architecture.
The Celeron D processor also includes the Execute Disable Bit capability. This feature, combined with
a supported operating system, allows memory to be marked as executable or non-executable.
§§
8
Datasheet