80C186EA Datasheet, PDF (49/50 Pages) Intel Corporation – 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS

80C186EA 80C188EA 80L186EA 80L188EA
INSTRUCTION SET SUMMARY (Continued)
Function
PROCESSOR CONTROL
Format
80C186EA
Clock
Cycles
80C188EA
Clock
Cycles
Comments
CLC e Clear carry
11111000
2
2
CMC e Complement carry
11110101
2
2
STC e Set carry
11111001
2
2
CLD e Clear direction
11111100
2
2
STD e Set direction
11111101
2
2
CLI e Clear interrupt
11111010
2
2
STI e Set interrupt
11111011
2
2
HLT e Halt
11110100
2
2
WAIT e Wait
10011011
6
6
if TEST e 0
LOCK e Bus lock prefix
11110000
2
2
NOP e No Operation
10010000
3
3
(TTT LLL are opcode to processor extension)
Shaded areas indicate instructions not available in 8086 8088 microsystems
NOTE
Clock cycles shown for byte transfers For word operations add 4 clock cycles for all memory transfers
The Effective Address (EA) of the memory operand
is computed according to the mod and r m fields
if mod
if mod
if mod
if mod
if r m
if r m
if r m
if r m
if r m
if r m
if r m
if r m
e _{11 then r m is treated as a REG field}
e _{00 then DISP} e _{0 disp-low and disp-}
high are absent
e _{01 then DISP} e _{disp-low sign-ex-}
tended to 16-bits disp-high is absent
e _{10 then DISP} e _{disp-high disp-low}
e _{000 then EA} e _(BX) a _(SI) a _DISP
e _{001 then EA} e _(BX) a _(DI) a _DISP
e _{010 then EA} e _(BP) a _(SI) a _DISP
e _{011 then EA} e _(BP) a _(DI) a _DISP
e _{100 then EA} e _(SI) a _DISP
e _{101 then EA} e _(DI) a _DISP
e _{110 then EA} e _(BP) a _DISP
e _{111 then EA} e _(BX) a _DISP
DISP follows 2nd byte of instruction (before data if
required)
except if mod ^e 00 and r m ^e 110 then EA ^e
disp-high disp-low
EA calculation time is 4 clock cycles for all modes
and is included in the execution times given whenev-
er appropriate
Segment Override Prefix
0 0 1 reg 1 1 0
reg is assigned according to the following
Segment
reg
Register
00
ES
01
CS
10
SS
11
DS
REG is assigned according to the following table
16-Bit (w ^e 1) 8-Bit (w ^e 0)
000 AX
000 AL
001 CX
001 CL
010 DX
010 DL
011 BX
011 BL
100 SP
100 AH
101 BP
101 CH
110 SI
110 DH
111 DI
111 BH
The physical addresses of all operands addressed
by the BP register are computed using the SS seg-
ment register The physical addresses of the desti-
nation operands of the string primitive operations
(those addressed by the DI register) are computed
using the ES segment which may not be overridden
49
49