80C186EA Datasheet, PDF (23/50 Pages) Intel Corporation – 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS

80C186EA 80C188EA 80L186EA 80L188EA
DC SPECIFICATIONS (80L186EA 80L188EA)
Symbol
Parameter
Min
Max Units
Conditions
V_CC
V_IL
V_IH
V_OL
V_OH
V_HYR
I_IL1
Supply Voltage
27
55
V
Input Low Voltage for All Pins
Input High Voltage for All Pins
Output Low Voltage
Output High Voltage
Input Hysterisis on RESIN
b_{0 5}
0 3 V_CC
V
0 7 V_CC V_CC ^a 0 5 V
0 45
V I_OL ^e 1 6 mA (min)
V_CC ^b 0 5
V I_OH ^{e b}1 mA (min)
0 30
V
Input Leakage Current (except
RD QSMD UCS LCS MCS0 PEREQ
MCS1 LOCK and TEST)
g10
mA 0V ^s V_IN ^s V_CC
I_IL2
Input Leakage Current
(RD QSMD UCS LCS MCS0
MCS1 LOCK and TEST)
b₂₇₅
mA V_IN ^e 0 7 V_CC
(Note 1)
I_OL
Output Leakage Current
g10
mA
0 45 ^s V_OUT ^s V_CC
(Note 2)
I_CC5
Supply Current (RESET 5 5V)
80L186EA-13
80L186EA-8
65
mA (Note 3)
40
mA (Note 3)
I_CC3
Supply Current (RESET 2 7V)
80L186EA-13
80L186EA-8
34
mA (Note 3)
20
mA (Note 3)
I_ID5
Supply Current Idle (5 5V)
80L186EA-13
80L186EA-8
46
mA
28
mA
I_ID5
Supply Current Idle (2 7V)
80L186EA-13
80L186EA-8
24
mA
14
mA
I_PD5
Supply Current Powerdown (5 5V)
80L186EA-13
80L186EA-8
100
mA
100
mA
I_PD3
Supply Current Powerdown (2 7V)
80L186EA-13
80L186EA-8
50
mA
50
mA
C_OUT
C_IN
Output Pin Capacitance
Input Pin Capacitance
0
15
pF T_F ^e 1 MHz (Note 4)
0
15
pF T_F ^e 1 MHz
NOTES
1 RD QSMD UCS LCS MCS0 MCS1 LOCK and TEST have internal pullups that are only activated during RESET
Loading these pins above I_OL e b275 mA will cause the processor to enter alternate modes of operation
2 Output pins are floated using HOLD or ONCE Mode
3 Measured at worst case temperature and V_CC with all outputs loaded as specified in the AC Test Conditions and with the
device in RESET (RESIN held low)
4 Output capacitance is the capacitive load of a floating output pin
23
23