8259A Datasheet, PDF (24/24 Pages) Intel Corporation – PROGRAMMABLE INTERRUPT CONTROLLER

8259A
WAVEFORMS (Continued)
INTA SEQUENCE
NOTES
Interrupt output must remain HIGH at least until leading edge of first INTA
1 Cycle 1 in 8086 8088 systems the Data Bus is not active
231468 – 30
Data Sheet Revision Review
The following changes have been made since revision 2 of the 8259A data sheet
1 The first paragraph of the Poll Command section was rewritten to clarify the status of the INT pin
2 A paragraph was added to the Interrupt Sequence section to indicate the status of the INT pin during
multiple interrupts
3 A reference to PLCC packaging was added
4 All references to the 8259A-8 have been deleted
INTEL CORPORATION 2200 Mission College Blvd Santa Clara CA 95052 Tel [phone]
INTEL CORPORATION (U K ) Ltd Swindon United Kingdom Tel [phone]
INTEL JAPAN k k Ibaraki-ken Tel [phone]
Printed in U S A xxxx 1196 B10M xx xx