HYB25D512400AT Datasheet, PDF (6/76 Pages) Infineon Technologies AG – 512Mbit Double Data Rate SDRAM

HYB25D512[16/40/80]0AT–[6/7/7F]
Overview
1
Overview
1.1
Features
• Double data rate architecture: two data transfers per clock cycle
• Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the
receiver
• DQS is edge-aligned with data for reads and is center-aligned with data for writes
• Differential clock inputs (CK and CK)
• Four internal banks for concurrent operation
• Data mask (DM) for write data
• DLL aligns DQ and DQS transitions with CK transitions
• Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
• Burst Lengths: 2, 4, or 8
• CAS Latency: (1.5), 2, 2.5, 3
• Auto Precharge option for each burst access
• Auto Refresh and Self Refresh Modes
• 7.8 µs Maximum Average Periodic Refresh Interval
• 2.5 V (SSTL_2 compatible) I/O
• V_DDQ = 2.5 V ± 0.2 V (DDR266A, DDR333)
• V_DD = 2.5 V ± 0.2 V (DDR266, DDR333)
• P-TSOP66II-1 package
Table 1 Performance –6/–7/–7F
Part Number Speed Code
Speed Grade
Component
Module
max. Clock Frequency
@CL3
@CL2.5
@CL2
f_CK3
f_CK2.5
f_CK2
–6
DDR333B
PC2700–2533
166
166
133
–7
DDR266A
PC2100-2033
—
143
133
-7F
DDR266
PC2100-2022
—
143
133
Unit
—
—
MHz
MHz
MHz
1.2
Description
The 512Mbit Double Data Rate SDRAM is a high-speed CMOS, dynamic random-access memory containing
536,870,912 bits. It is internally configured as a quad-bank DRAM.
The 512Mbit Double Data Rate SDRAM uses a double-data-rate architecture to achieve high-speed operation.
The double data rate architecture is essentially a 2n prefetch architecture with an interface designed to transfer
two data words per clock cycle at the I/O pins. A single read or write access for the 512Mbit Double Data Rate
SDRAM effectively consists of a single 2n-bit wide, one clock cycle data transfer at the internal DRAM core and
two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.
A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver.
DQS is a strobe transmitted by the DDR SDRAM during Reads and by the memory controller during Writes. DQS
is edge-aligned with data for Reads and center-aligned with data for Writes.
The 512Mbit Double Data Rate SDRAM operates from a differential clock (CK and CK; the crossing of CK going
HIGH and CK going LOW is referred to as the positive edge of CK). Commands (address and control signals) are
registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is
referenced to both edges of DQS, as well as to both edges of CK.
Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and
continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration
Data Sheet
6
Rev. 1.0, 2004-03