HYB25D512400AT Datasheet, PDF(51/76 Page) Infineon Technologies AG

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

HYB25D512400AT Datasheet, PDF (51/76 Pages) Infineon Technologies AG – 512Mbit Double Data Rate SDRAM

◁

HYB25D512[16/40/80]0ATâ[6/7/7F]

Electrical Characteristics

4.1

Operating Conditions

Table 11 Absolute Maximum Ratings

Parameter

Voltage on I/O pins relative to VSS

Voltage on inputs relative to VSS

Voltage on VDD supply relative to VSS

Voltage on VDDQ supply relative to VSS

Operating temperature (ambient)

Storage temperature (plastic)

Power dissipation (per SDRAM component)

Short circuit output current

Symbol

Values

Unit Note/ Test Condition

min. typ. max.

VIN, VOUT â0.5 â VDDQ+0.5 V â

VIN

â1.0 â +3.6

Vâ

VDD

â1.0 â +3.6

Vâ

VDDQ

â1.0 â +3.6

Vâ

0 â +70

Â°C â

TSTG

-55 â +150

Â°C â

â 1.5 â

Wâ

IOUT

â 50 â

mA â

Attention: Permanent damage to the device may occur if âAbsolute Maximum Ratingsâ are exceeded. This

is a stress rating only, and functional operation should be restricted to recommended operation

conditions. Exposure to absolute maximum rating conditions for extended periods of time may

affect device reliability and exceeding only one of the values may cause irreversible damage to

the integrated circuit.

Table 12 Input and Output Capacitances

Parameter

Input Capacitance: CK, CK

Delta Input Capacitance

Input Capacitance:

All other input-only pins

Delta Input Capacitance:

All other input-only pins

Symbol

Min.

CI1

1.5

CdI1

CI2

2.0

CdIO

Values

Typ. Max.

2.5

0.25

3.0

Unit

Note/

Test Condition

TSOPII 1)

0.5

Input/Output Capacitance: DQ, DQS, DM

CIO

4.0 â

Delta Input/Output Capacitance: DQ, DQS, DM

CdIO

5.0

pF TSOPII 1)2)

0.5

1) These values are guaranteed by design and are tested on a sample base only. VDDQ = VDD = 2.5 V Â± 0.2 V, f = 100 MHz,

TA = 25 Â°C, VOUT(DC) = VDDQ/2, VOUT (Peak to Peak) 0.2 V. Unused pins are tied to ground.

2) DM inputs are grouped with I/O pins reflecting the fact that they are matched in loading to DQ and DQS to facilitate trace

matching at the board level.

Data Sheet

Rev. 1.0, 2004-03

▷