English
Language : 

IC-NG Datasheet, PDF (16/21 Pages) IC-Haus GmbH – 8-BIT Sin/D CONVERTER-PROCESSOR
iC-NG
8-BIT Sin/D CONVERTER-PROCESSOR
Rev D3, Page 16/21
Speed Data (read only)
Bit
Name
7
6
5
4
3
TACHO7 TACHO6 TACHO5 TACHO4 TACHO3
2
TACHO2
1
TACHO1
Adr: 5
0
TACHO0
Adr 5, TACHO(7:0)
Interrupt / Error Messages (active high, read only)
Bit
7
Name
6
5
4
ERRV
Adr: 6
3
2
1
0
STEPINP MAXFREQ POSCOMP NGUPDT
This register is always set even if the necessary interrupts or errors are not enabled to be displayed.
Data Output Change (Interrupt)
Bit 0, NGUPDT
Output value has changed (message is set over a clock cycle)
Target Position Check (Interrupt)
Bit 1, POSCOMP
Output value matches target position (depth of comparison in accordance with OUTSEL(1:0) definition)
Frequency Error 1 (Error)
Bit 2, MAXFREQ
Input frequency is to high for the set resolution. COUNT(23:0) valid, AX/BX invalid
(monitoring prudent in incremental mode)
Frequency Error 2 (Error)
Bit 3, STEPINP
The input signal phase has turned 90°-270° during a clock cycle, i.e. A4 and B4 have changed simulta-
neously. COUNT(23:0) invalid
(monitoring prudent in parallel-absolute mode)
Undervoltage (Error)
Bit 4, ERRV
Supply voltage too low
Resolution Setting, Rotation Direction
Bit
Name
7
ROT
6
RES6
5
RES5
4
RES4
3
RES3
2
RES2
Resolution Setting
Bit 4..0
RES(4:0)
'00'h
..
'1F'h
Bit 6,5
00
RES(6:5)
01
10
11
Rotation Direction
Bit 7
0
ROT
1
TAN D/A converter resolution per segment = 1
..
TAN D/A converter resolution per segment = 32
Resolution equals 8 times the TAN D/A converter resolution
Output value shifted 1 bit to the right (resolution halved)
Output value shifted 2 bits to the right
Output value shifted 3 bits to the right
Output value increases if cosine before sine (mathematically positive)
Output value decreases if cosine before sine
1
RES1
Adr: 7
0
RES0