English
Language : 

HY29LV160 Datasheet, PDF (20/48 Pages) Hynix Semiconductor – 16 Mbit (2M x 8/1M x 16) Low Voltage Flash Memory
HY29LV160
Table 10. CFI Mode: Vendor-Specific Extended Query Data Values
Word Mode
Description
Address
Data
Query-unique ASCII string "PRI"
40
0050
41
0052
42
0049
Major version number, ASCII
43
0031
Minor version number, ASCII
44
0030
Address sensitive unlock (0 = required, 1 = not required)
45
0000
Erase suspend (2 = to read and write)
46
0002
Sector protect (N = # of sectors/group)
47
0001
Temporary sector unprotect (1 = supported)
48
0001
Sector protect/unprotect scheme (4 = Am29LV800A method)
49
0004
Simultaneous R/W operation (0 = not supported)
4A
0000
Burst mode type (0 = not supported)
4B
0000
Page mode type (0 = not supported)
4C
0000
Top/bottom boot version (BB = Bottom Boot, TB = Top Boot)
4D
0002 (BB)
0003 (TB)
Byte Mode
Address
Data
80
50
82
52
84
49
86
31
88
30
8A
00
8C
02
8E
01
90
01
92
04
94
00
96
00
98
00
9A
02 (BB)
03 (TB)
WRITE OPERATION STATUS
The HY29LV160 provides a number of facilities to
determine the status of a program or erase op-
eration. These are the RY/BY# (Ready/Busy#)
pin and certain bits of a status word which can be
read from the device during the programming and
erase operations. Table 11 summarizes the sta-
tus indications and further detail is provided in the
subsections which follow.
RY/BY# - Ready/Busy#
RY/BY# is an open-drain output pin that indicates
whether a programming or erase Automatic Algo-
rithm is in progress or has completed. A pull-up
resistor to VCC is required for proper operation. RY/
BY# is valid after the rising edge of the final WE#
pulse in the corresponding command sequence.
If the output is Low (busy), the device is actively
erasing or programming, including programming
while in the Erase Suspend mode. If the output is
High (ready), the device has completed the op-
eration and is ready to read array data in the nor-
mal or Erase Suspend modes, or it is in the
Standby mode.
DQ[7] - Data# Polling
The Data# (“Data Bar”) Polling bit, DQ[7], indicates
to the host system whether an Automatic Algo-
rithm is in progress or completed, or whether the
device is in Erase Suspend mode. Data# Polling
is valid after the rising edge of the final WE# pulse
in the Program or Erase command sequence.
The system must do a read at the program ad-
dress to obtain valid programming status informa-
tion on this bit. While a programming operation is
in progress, the device outputs the complement
of the value programmed to DQ[7]. When the pro-
gramming operation is complete, the device out-
puts the value programmed to DQ[7]. If a pro-
gram operation is attempted within a protected
sector, Data# Polling on DQ[7] is active for ap-
proximately 1 µs, then the device returns to read-
ing array data.
The host must read at an address within any non-
protected sector specified for erasure to obtain
valid erase status information on DQ[7]. During
an erase operation, Data# Polling produces a “0”
on DQ[7]. When the erase operation is complete,
or if the device enters the Erase Suspend mode,
Data# Polling produces a “1” on DQ[7]. If all sec-
tors selected for erasing are protected, Data#
Polling on DQ[7] is active for approximately 100
µs, then the device returns to reading array data.
If at least one selected sector is not protected, the
erase operation erases the unprotected sectors,
and ignores the command for the specified sec-
tors that are protected.
20
Rev. 1.2/May 01