HD66740 Datasheet, PDF (22/95 Pages) Hitachi Semiconductor – 112 x 80-dot Graphics LCD Controller/Driver

HD66740
Entry Mode
REV: Displays all graphics display sections with black-and-white reversal when SW = 0 and REV = 1.
For details, see the Reversed Display Function section.
I/D: When SW = 0, increments (I/D = 1) or decrements (I/D = 0) the CGRAM address by 1 when a data
is written into or read from the CGRAM.
CT5: Sets the most significant bit (CT5) for contrast adjustment when SW = 1. A 64-step adjustment is
also possible by using the CT4–CT0 bits which are set in the contrast-control 1/2 instruction.
RDM: When SW = 1 and RDM = 0, the RDM increments or decrements the address counter value
according to the I/D bit setting after reading the data from the CGRAM. When RDM = 1, the address
counter value is not updated after the data has been read from the CGRAM. The address counter value
is used when the RAM data is read, modified, and written. Since the first read data is invalid, the read
must be continuously done twice. After writing to the RAM, the address counter value must be
updated.
R/W RS DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
REV I/D 1 (SW = 0)
0
0
0
01
0
0
CT5 RDM 0
(SW = 1)
Figure 6 Entry Mode Set Instruction
22