|
GS81313LT18 Datasheet, PDF (12/29 Pages) GSI Technology – 144Mb SigmaDDR-IIIe™ Burst of 2 ECCRAM™ | |||
|
◁ |
GS81313LT18/36GK-833/714/625
Input Timing
These devices utilize three pairs of positive and negative input clocks, CK & CK and KD[1:0] & KD[1:0], to latch the various
synchronous inputs. Specifically:
ïCK latches all address (SA) inputs.
ïCK latches all control (LD, R/W) inputs.
ïKD[1:0] and ïKD[1:0] latch particular write data (DQ) inputs, as follows:
⢠ïKD0 and ïKD0 latch DQ[17:0] in x36, and DQ[8:0] in x18.
⢠ïKD1 and ïKD1 latch DQ[35:18] in x36, and DQ[17:9] in x18.
Output Timing
These devices provide two pairs of positive and negative output clocks (aka âecho clocksâ), CQ[1:0] & CQ[1:0], whose timing is
tightly aligned with read data in order to enable reliable source-synchronous data transmission.
These devices utilize a PLL to control output timing. When the PLL is enabled, it generates 0ï° and 180ï° phase clocks from ïCK
that control read data output clock (CQ, CQ), read data (DQ), and read data valid (QVLD) output timing, as follows:
⢠ïCK+0ï° generates ïCQ[1:0], ï¯CQ[1:0], Q1 active, and Q2 inactive.
⢠.ïCK+180ï° generates ïCQ[1:0], ï¯CQ[1:0], Q1 inactive, Q2 active, and QVLD active/inactive.
Note: Q1 and Q2 indicate the first and second pieces of read data transferred in any given clock cycle during Read operations.
When the PLL is enabled, ïCQ is aligned to an internally-delayed version of ïCK. See the AC Timing Specifications for more
information.
ïCQ[1:0] and ïCQ[1:0] align with particular DQ and QVLD outputs, as follows:
⢠ï ïCQ0 and ïCQ0 align with DQ[17:0], QVLD0 in x36 devices, and DQ[8:0], QVLD0 in x18 devices.
⢠ï ïCQ1 and ïCQ1 align with DQ[35:18], QVLD1 in x36 devices, and DQ[17:9], QVLD0 in x18 devices.
Rev: 1.13 7/2016
12/29
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2014, GSI Technology
|
▷ |