XRD98L61 Datasheet, PDF (24/37 Pages) Exar Corporation – CCD Image Digitizers with CDS, PGA and 12-Bit A/D

XRD98L61
Preliminary
Manual Mode
The purpose of this mode is to disable the automatic
calibration feature. This allows manual adjustment of
offset in applications such as digital copiers and high
speed scanners. In Manual mode, the Coarse accu-
mulator is programmed by writing to the CDAC regis-
ter, the Fine accumulator is programmed by writing to
the FDAC register. The Coarse accumulator is a 9 bit
register. The Fine accumulator is a 10 bit register.
To activate the Manual mode write a ”1” to the ManCal
bit in the Calibration register. By default the Manual
mode is not active.
OB Pixel Calibration
Line Mode Calibration
In the Line mode, OB pixels are sampled when CAL is
active. CAL can be programmed to be active high or
active low, please see the Timing section for more
details about clock polarity. Averaging will span as
many lines as needed to get the number of OB pixels
programmed by AVG[2:0]. Updates to the offset DACs
occur during the Optical Black pixel time after a
complete iteration. A complete iteration includes the
pixel clipping, averaging, calculation of the offset dif-
ference, and calculation of the DAC update values.
After a complete iteration, the averager is reset, and
the logic waits for the number of lines programmed in
the “Wait A” & “Wait B” registers (WL[11:0]) before
starting the next iteration.
Clock Basics
There are 6 clock signals SBLK, SPIX, ADCLK,
CLAMP, and CAL.
The pixel rate clocks are SBLK, SPIX, and ADCLK.
SBLK controls sampling of the Black reference level
for each pixel. SPIX controls sampling of the Video
level for each pixel. ADCLK controls the ADC sam-
pling the PGA output.
The line rate clocks are CLAMP & CAL. CLAMP
controls the DC restore function for the external AC
coupling capacitors. CAL controls the Black level
calibration by defining the OB pixels at the start or end
of each line. In the One Shot mode (CAL only),
CLAMP is used to define the vertical shift period
between lines.
SBLK
SPIX
ADCLK
Polarity
CLAMP
CAL
Aperture
Delays
Clock Logic
AFE
ADC
Calibration
Figure 12. Clock Polarity and Aperture Delays
Clock Polarity
Each of the six clocks has a separate polarity control
bit in the Polarity register. If the polarity bit for a clock
is low, then the clock is active low. If the polarity bit for
a clock is high then the clock is active high. After reset
(by POR, reset bit or reset pin), all clocks default to
active low.
Rev. P4.00
24