XR17V258_08 Datasheet, PDF (19/70 Pages) Exar Corporation – 66MHZ PCI BUS OCTAL UART WITH POWER MANAGEMENT SUPPORT

XR17V258
REV. 1.0.1
66MHZ PCI BUS OCTAL UART WITH POWER MANAGEMENT SUPPORT
.
FIGURE 5. THE GLOBAL INTERRUPT REGISTER, INT0, INT1, INT2 AND INT3
Interrupt Registers,
INT0, INT1, INT2 and INT3
INT3 Register
INT2 Register
INT1 Register
Channel-7
Channel-6
Channel-5
Channel-4
Channel-3
Channel-2
Channel-1
Channel-0
Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit
N+2 N+1 N N+2 N+1 N N+2 N+1 N N+2 N+1 N N+2 N+1 N N+2 N+1 N N+2 N+1 N N+2 N+1 N
INT0 Register
Ch-7 Ch-6 Ch-5 Ch-4 Ch-3 Ch-2 Ch-1 Ch-0
Bit-7 Bit-6 Bit-5 Bit-4 Bit-3 Bit-2 Bit-1 Bit-0
TABLE 8: UART CHANNEL [7:0] INTERRUPT SOURCE ENCODING
PRIORITY BIT[N+2] BIT[N+1] BIT[N]
INTERRUPT SOURCE(S)
x
0
0
0 None or wake-up indicator
1
0
0
1 RXRDY and RX Line Status (logic OR of LSR[4:1])
2
0
1
0 RXRDY Time-out
3
0
1
1 TXRDY, THR or TSR (auto RS485 mode) empty
4
1
0
0 MSR, RTS/CTS or DTR/DSR delta or Xoff/Xon det. or special char. detected
5
1
0
1 Reserved.
6
1
1
0 MPIO pin(s). Available only within channel 0, reserved in other channels.
7
1
1
1 TIMER Time-out. Available only within channel 0, reserved in other chan-
nels.
TABLE 9: UART CHANNEL [7:0] INTERRUPT CLEARING
Wake-up Indicator is cleared by reading the INT0 register.
RXRDY and RXRDY Time-out is cleared by reading data in the RX FIFO until the RX FIFO is empty.
RX Line Status interrupt clears after reading the LSR register that is in the UART channel register set.
TXRDY interrupt clears after reading ISR register that is in the UART channel register set.
Modem Status Register interrupt clears after reading MSR register that is in the UART channel register set.
RTS/CTS or DTR/DSR delta interrupt clears after reading MSR register that is in the UART channel register set.
Xoff/Xon delta and special character detect interrupt clears after reading the ISR register that is in the UART channel reg-
ister set.
TIMER Time-out interrupt clears after reading the TIMERCNTL register that is in the Device Configuration register set.
MPIO interrupt clears after reading the MPIOLVL register that is in the Device Configuration register set.
19